Reconfiguration time overhead on field programmable gate arrays: reduction and cost model
Publication: IET Computers & Digital Techniques
Abstract
Partial reconfiguration suffers from low performance and thus its use is limited when the reconfiguration overhead is too high compared to the task execution time. To overcome this issue, the authors present a fast internal configuration access port (ICAP) controller, FaRM, providing high-speed configuration and easy-to-use readback capabilities, reducing configuration overhead as much as possible. In order to enhance performance, FaRM uses techniques such as master accesses, ICAP overclocking, bitstream pre-load into a controller and bitstream compression technique, Offset-run length encoding (RLE), which is an improvement of the RLE algorithm. Combining these approaches allows us to achieve an ICAP theoretical throughput of 800 MB/S at 200 MHz. In order to complete our approach, we provide a cost model for the reconfiguration overhead for the system level that can be used during the early stages of development. The authors tested their approach on an Advanced Encryption Standard (AES) encryption/decryption architecture.
Get full access to this article
View all available purchase options and get full access to this article.
References
1.
Kao C. Benefits of partial reconfiguration Xcell J. 55 65-67 2005
2.
Paulsson K., Ubner M.H., Bayar S., and Becker J. Exploitation of run-time partial reconfiguration for dynamic power management in Xilinx Spartan III-based systems 699-700 Int. Conf. on Field Programmable Logic and Applications 2008, FPL 2008, September 2008
3.
Guccione S., Levi D., and Sundararajan P. JBits: Java based interface for reconfigurable computing Citeseer 1999
4.
Xilinx Inc.: ‘Virtex-5 configuration user guide’ Xilinx, (2010)
5.
Xilinx Inc.: ‘LogiCORE IP XPS HWICAP datasheet’ Xilinx, (2010)
6.
Compton K. and Hauck S. Reconfigurable computing: a survey of systems and software ACM Comput. Surv. 34 171-210. 2002 Available at: http://doi.acm.org/10.1145/508352.508353
7.
Tessier R. and Burleson W. Reconfigurable computing for digital signal processing: a survey J. VLSI Signal Process. Syst Signal Image Video Technol. 28 7-27 2001 Available: http://0-portal.acm.org.millennium.lib.cyut.edu.tw/citation.cfm?id=598544.598597
8.
Liu M., Kuehn W., Lu Z., and Jantsch A. Run-time partial reconfiguration speed investigation and architectural design space exploration Int. Conf. Field Programmable Logic and Applications, 2009, FPL 2009 August 2009
9.
Belaid I., Muller F., and Benjemaa M. New three-level resource management enhancing quality of off-line hardware task placement on FPGA Int. J. Reconfigurable Comput. (IJRC) 65-67 2010
10.
Clemente J.A., Gonzalez C., Resano J., and Mozos D. A hardware task-graph scheduler for reconfigurable multi-tasking systems Int. Conf. Reconfigurable Computing and FPGAs 2008 79-84
11.
Santambrogio M.D. and Sciuto D. Task scheduling with configuration prefetching and antifragmentation techniques on dynamically reconfigurable systems Proc. Conf. Design, Automation and Test in Europe, ser. DATE '08 2008 New York, NY, USA ACM
12.
Ouni B., Belaid I., Muller F., and Benjemaa M. Placement of hardware tasks on FPGA using the BEE algorithm Int. Conf. Pervasive and Embedded Computing and Communication Systems (PECCS11) 2011
13.
Siozios K., Koutroumpezis G., Tatas K., Soudris D., and Thanailakis A. DAGGER: a novel generic methodology for FPGA Bitstream generation and its software tool implementation IEEE Int. Proc. 19th Parallel and Distributed Processing Symp., 2005 April 2005 165
14.
Koch D., Beckhoff C., and Teich J. Bitstream decompression for high speed FPGA configuration from slow memories Int. Conf. Field-Programmable Technology, 2007, ICFPT 2007 December 2007 161-168
15.
Bomel P., Crenne J., Ye L., Diguet J.-P., and Gogniat G. Ultra-fast downloading of partial bitstreams through Ethernet Proc. 22nd Int. Conf. architecture of computing systems, ser. ARCS ‘09 2009 Berlin, Heidelberg, Germany 72-83 Springer-Verlag
16.
Liu M., Lu Z., Kuehn W., and Jantsch A. Reducing FPGA reconfiguration time overhead using virtual configurations ReCoSoC 2010
17.
Papadimitriou K., Dollas A., and Hauck S. Performance of partial reconfiguration in FPGA systems: a survey and a cost model ACM Transactions on Reconfigurable Technology and Systems 2010
18.
Xilinx Inc: ‘Partial reconfiguration user guide’ Xilinx, 2010, p. 100
19.
Flynn A., Gordon-Ross A., and George A.D. Bitstream relocation with local clock domains for partially reconfigurable fpgas Proc. Conf. on Design, Automation and Test in Europe, ser. DATE ‘09. 3001 Leuven 2009 Belgium 300-303. Available at: http://portal.acm.org/citation.cfm?id=1874620.1874691
20.
ARDMAHN consortium: ‘ARDMAHN project’, http://ARDMAHN.org/
Information & Authors
Information
Published in
Copyright
© The Institution of Engineering and Technology.
History
Published in print: 01 March 2012
Published online: 14 March 2024
Inspec keywords
Keywords
Authors
Metrics & Citations
Metrics
Citations
Download article citation data for:
If you have the appropriate software installed, you can download article citation data to the citation manager of your choice. Simply select your manager software from the list below and click Download.
Citing Literature
View Options
Access content
Please select your options to get access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.