Isolated soft-switched boost DC–DC converter with low-voltage stress and high step-up ratio

Subhendu Bikash Santra1, Kundan Kumar1,2, Srikanta Mohapatra1, Debashis Chatterjee3

1School of Electrical Engineering, KIIT University, Bhubaneswar, Odisha 751024, India
2Industrial Engineering Department, Laboratory of Electric Systems for Automation and Automotive, University of Padova, Padova, Veneto35131, Italy
3Department of Electrical Engineering, Jadavpur University, Kolkata 700032, India

E-mail: subhendu.santrafel@kiit.ac.in

Published in The Journal of Engineering; Received on 21st January 2018; Accepted on 5th March 2018

Abstract: This study presents a novel soft-switched isolated boost converter which can provide a high-step-up ratio and high efficiency with low-voltage stress for portable applications as well as a photovoltaic-assisted converter system. A lossless active clamp snubber circuit helps in achieving zero-voltage-switching turn-off and zero-current-switching (ZCS) turn-on of the main switch and ZCS turn-off of diodes that reduce switching losses. An auxiliary switch with an energy recovery circuit helps to increase power conversion efficiency and reduces switching stress across the main switch. The proposed idea is simulation through computer-assisted software PSIM 9.1.1 and validated experimentally through a designed prototype 250 W direct current (DC)–DC converter.

1 Introduction

Isolated single stage direct current (DC)–DC converters with a high step-up ratio are widely used for portable fuel cells, vehicular inverters, and modulated integrated photovoltaic systems because of high-power density, low weight, and cost [1–5]. A voltage source with a series connected inductor based isolated step-up converter is suitable because of low current ripples. Active clamp and passive clamp have their corresponding disadvantages like power loss in residual current device snubber and active clamp with four switch topologies suffer from achieving high efficiency and cost [6–14]. The different topologies of the isolated converter, i.e. fly-back converters, partial resonant buck-boost converters, and non-isolated dc–dc converters with soft switching had both step-down and step-up ability [15–19]. Two small alternating current (AC) capacitors are required on both sides of the transformer to realise soft switching [4]. They also provide passive clamping. However, these types of converters suffer from bigger transformer size. Quasi-resonant converters and zero voltage switching (ZVS) occur at both turn-on and turn-off of all the semiconductor devices but restricted to the load level and voltage values [20]. Similarly, fly back converter isolation can be realised by employing an air-gapped high-frequency transformer. The parallel capacitor helps in realising zero-voltage turn-on and turn-off for converter’s switches [5, 6]. However, these types of converters suffer from a limited duty ratio variation. Z-source-based [21, 22] topology becomes popular because of the low-voltage stress of switches and it can boost the input voltage to the desired levels with low-duty ratios. The coupled inductor used in these types of converters stores leakage energy. By changing switching pattern-stored energy can be recovered. Low-voltage MOSFETs can be used as switching stress is less as well as the resistance of the switch is less and hence conduction loss is less while in the case of hard switching the switching losses are high. The active clamped converter has three basic topologies such as push-pull, half-bridge, and full-bridge converters. However, the push-pull and half bridge structures have better performance in high current and low-voltage applications. Zero-voltage switching (ZVS) turn-on of switches is easy to achieve as discussed in [23–25]. Transformer leakage inductance creates voltage spikes, which can be eliminated by a lossless clamping circuit. However, due to high switching count on these converters, switching losses are increased [7–9] they are less efficient in low-power applications.

A single-switch isolated DC–DC converter with soft switching has advantages like smaller transformer size and does not require the bulky output inductor. Due to less switch count, efficiency is improved. In this study, an isolated soft-switched boost converter is proposed. The advantages of the proposed converter are ZVS turn-on and zero current switching (ZCS) turn-off of the main switch. ZCS turn-off of secondary diodes leads to a low-voltage spike. Less volume of the transformer is required because of low magnetising current. Current ripple is less due to continuous conduction mode (CCM) operation. A low-rated lossless snubber circuit is connected across the switch. These features help to achieve high efficiency and low cost for step-up applications. Furthermore, an auxiliary energy recovery circuit enhances conversion efficiency.

2 Proposed converter with energy recovery circuit

The proposed isolated resonant DC–DC converter is shown in Fig. 1. A lossless snubber circuit, which consists of a series capacitor (C1), series inductance (Ls), and diodes D11 and D22, are connected to the primary side of the transformer. It helps to achieve soft switching of switch S1, i.e. ZCS turn-on and ZVS turn-off, where S1 and S2 are the main switch and auxiliary switch, respectively. It also helps in reducing voltage spike in the main switch due to leakage inductances. C4 is the clamp capacitor. In the primary side, another resonating branch is formed with C1, L2, D4, and C2, which helps in energy recovery from C4. The transformation ratio of the switching transformer is n as shown in Fig. 1. In the secondary side, a resonating tank consists of the leakage inductance of the transformer (Lr) and resonating capacitance (C3) which helps in restoring leakage inductance energy of the switching transformer as well as achieving ZCS for the diodes D1 and D2 during turn-off commutation. The resonant frequency (f0), angular frequency ω0 = 2πf0, and time period (T0) of the secondary side main.

The resonant tank is given by f0 = (1/2π√LrC3) and T0 = (1/f0).

There are three basic cases of operations illustrated for the proposed converter, i.e. Case 1: operation at below resonance, Case 2: operation at above resonance, and Case 3: operation at critical resonance. Below resonance operation is considered as...
switch turn-off current and \( di/dt \) of the diode is less. The below-resonance operation occurred when \( DT_1 > 0.5T_{sw} \), where \( T_{sw} \) and \( D \) are the switching period and duty ratio of the main switch, respectively. In general, ZVS turn-on and ZCS turn-off have taken place in the flyback type isolated converters where magnetising energy is stored on time and transferred to secondary during off time [7, 11, 17]. However, in this proposed converter, boost type isolated topology is considered where energy is transferred to secondary during the on-switching period and hence ZCS turn-on and ZVS turn-off of the main switch are investigated. The waveforms of voltages and currents for different components in the secondary during the on-switching period and hence ZCS turn-on and ZVS turn-off of the main switch are illustrated. The equations for voltage and current are given by

\[
\frac{d}{dt}(v_{CC}(t)) = \left| v_{CC}(t) \right| \cos \{ \omega_s(t - t_0) \}, \quad t_0 < t < t_2.
\]

(1)

\[
\frac{d}{dt}(i_{Ls}(t)) = \left| v_{CC}(t) \right| \sqrt{\frac{C}{L_s}} \sin \{ \omega_s(t - t_0) \}, \quad t_0 < t < t_2.
\]

(2)

Main switch current \( i_{s1} \) increases linearly after ZCS turn-on [26]. At the same time, \( i_{Ls} \) starts decreasing as shown in Fig. 2a.

Mode 2 \( (t_1 - t_2) \): This mode starts when the \( i_{Ls} \) direction changes. Resonant current flows through \( L_s, C_r \), and \( D_2 \) as shown in Fig. 3a. At time \( t_1 \), resonant capacitor voltage, \( v_{CC}(t_1) = \frac{V_{CC,min} - nV_{CC}}{\sqrt{T_{sw} - t_1}} \), which can be written as \( v_{CC}(t) = \frac{(nV_{CC} - V_{CC,min})}{\sqrt{T_{sw} - t_1}} \), where \( V_{CC} \) is the clamp capacitor voltage. Again, \( i_{Ls}(t) = nV_{CC} - v_{CC}(t) \), where \( t_1 < t < t_4 \)

the equations for \( v_{CC} \) and \( i_{Ls} \) are given as

\[
v_{CC}(t) = \left( V_{CC,min} - nV_{CC} \right) \cos \{ \omega_s(t - t_1) \} + nV_{CC},
\]

\[
i_{Ls}(t) = \left( V_{CC,min} - nV_{CC} \right) \sqrt{C_s/T_{sw}} \sin \{ \omega_s(t - t_1) \}.
\]

(3)

**Fig. 1** Proposed isolated boost converter with energy recovery circuit

**Fig. 2** Circuit operational waveform

- **a** Waveforms of the converter for below resonance operation
- **b** Waveforms with considering the effect of auxiliary circuit

---

This is an open access article published by the IET under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0/).
The resonance between \((L_S - C_S)\) ends when the voltage across \(C_S\) is equal to \(V_{CS} = -V_{CC}\).

Mode 3 \((t_3 - t_4)\): In this mode, \(D_{S2}\) is turned on as shown in Fig. 4. At steady state voltage across \(C_S\) is \(V_{CC}\). During \(t_3 < t < t_5\), current \(i_{i_s}\) is expressed as \(i_{i_s}(t) = i_{i_s}(t_3) + (V_{CC}/L_s)(t_5 - t)\), \(i_{i_s}\) reaches zero and this confirms the end of this mode. As \(i_{i_s}\) is zero and it ensures diode \(D_{S1}\) and \(D_{S2}\) are ZCS turned off.

Mode 4 \((t_5 - t_6)\): This mode ends when \(i_{d_{D}}\) reaches zero after resonance formed by \((L_{r} - C_{r})\) as shown in Fig. 3a.

Mode 5 \((t_6 - t_7)\): In this mode, \(i_{S1}\) is equal to \(I_i + I_{Lm}\) which is constant as presented in Fig. 3b.

Mode 6 \((t_7 - t_8)\): This mode starts with turning off of main switch \(S_1\). Then \(I_i + I_{Lm}\) flows through \(C_S\), \(D_{S2}\), and \(C_{s}\) as shown in Fig. 5. The voltage across the snubber circuit between \(t_5 < t < t_6\) is determined by

\[
v_{C_{s}}(t) = \frac{I_i + I_{Lm}}{C_{s}}(t - t_5) - V_{CC}.
\]

Mode 7 \((t_6 - t_7)\): In this mode, diode \(D_1\) is on as shown in Fig. 3b. \(L_s\) and \(C_S\) start resonating, and the resonating current flows through \(C_S\), \(D_{S2}\), \(L_s\), \(V_{CC}\), and \(C_{s}\)

\[
i_{i_s}(t) = [1 - \cos (\omega_{i_s}(t - t_6))(I_i + I_{Lm})] for \ t_6 < t < t_7,
\]

where \(\omega_{i_s} = n/\sqrt{L_sC_s}\) and this mode ends when this resonating current reaches the value of \(i_{i_s} = (I_i + I_{Lm})/n\).

Mode 8 \((t_7 - t_8)\): \(D_{S1}\) is turned-on in this mode as shown in Fig. 3b. Current \(i_{i_s}\) is expressed as

\[
i_{i_s}(t) = \left[V_{CC} + \frac{V_s}{n} - \left(V_{CS,\text{max}} + \frac{V_{CS,\text{max}}}{n}\right)\right] \times \frac{\sqrt{C_S}}{L_s} \sin (\omega_{i_s}(t - t_7)).
\]

At \(t_8\), \(i_{i_s}\) reaches zero value.

Mode 9 \((t_8 - t_9)\): In this mode, switch \(S_1\) is turned-off. Magnetising current maintains core magnetic flux as shown in Fig. 3c.

Mode 10 \((t_9 - t_{10})\): This mode starts when switch \(S_2\) is turned-on. The stored charge in floating capacitor \(C_S\) is transferred through \(S_2\), \(D_{S2}\), to the capacitor \(C_1\). The on time for switch \(S_2\) is lesser than main switch \(S_1\) off time. The resonating tank formed by \(L_2\), \(C_1\), \(C_2\) helps to recover energy to the source when \(D_1\) is in forward bias, shown in Fig. 6. The resonance time is lesser than the turn-on time of auxiliary switch \(S_2\) as mentioned in Fig. 3. The on time of the auxiliary switch is chosen such that average voltages across the floating snubber capacitor become zero. The conversion efficiency is improved because of the energy recovery from the floating capacitor. The current flowing through energy recovery inductor.
Let us assume that the voltage across the transformer across capacitor \(C_2\) is zero during the switching time \(T_s\). Resonance operation in the circuit can be obtained by three operations such as below resonance operation (i.e. \(DT_t < 0.5T_{t1}\)), critical resonance operation (i.e. \(DT_t = 0.5T_{t1}\)), and above resonance operation (i.e. \(DT_t > 0.5T_{t1}\)). Moreover, only two operations, i.e. below resonance and above resonance operations are explained in detail.

### 3.1 Below resonance operation (\(DT_t > 0.5T_{t1}\))

Average current flowing through the diode \(D_2\) is equal to the load current \(I_{t0}\) under the steady state condition. Therefore, the average value of \(I_{t2}\) is given by

\[
I_{t2} = \frac{V_{C_{\text{max}}}}{L_2(C_1 + C_2)} \sin \sqrt{C_1 + C_2/L_2C_1C_2} \tag{6}
\]

Diode \(D_1\) is forward biased if the voltage across recovery circuit capacitor \(C_2\) is higher than supply \(V_C\) input voltage. During turn-off of the main switch \(S_1\), the leakage stored energy of the transformer across capacitor \(C_1\) is supplied back to the source. It increases power conversion efficiency and reduces the switching stress of the main switch as shown in Fig. 2b.

### 3.2 Above resonance operation (\(DT_t < 0.5T_{t1}\))

The operating principles remain the same as below resonance. Practically, \(C_r \ll C_f\). The time interval from \(t_0\) to \(t_t\) can be approximated as \(DT_t\). The average current of diode \(D_2\) is identical to the average load current, which can be written as

\[
I_{t2,\text{avg}} = \left(\frac{V_0}{nC_2} \cos (\omega_r DT_t) \right)
\]

The time interval between \(t_1\) and \(t_0\) can be expressed as \(\Delta t = (V_0/\sqrt{C_2})\) while time interval, \(t_1 - t_2 = (C_i/I_p)((V_0 - V_{C_{\text{max}}})/n) + V_C\), where \(C_i\) and \(I_p\) are explained in detail and finally, loss estimation for the switching devices is discussed.

### 4 Design analysis

The design procedure for the various components is illustrated in this section for the proposed converter. The calculation of various components, i.e. \(L_o\), \(C_r\), \(L_s\), and \(C_i\) are explained in detail.

#### 4.1 Determination of \(n\), \(L_o\), and \(C_r\)

The voltage gain of the isolated boost converter can be approximated as \((V_{o2}/V_{C}) = (n/(1 - D))\) for simplification of the calculation. The duty ratio \(D\) has to be <0.5 to maintain zero magnetising flux within a switching cycle. The below-resonance operation is chosen due to smaller switch turn-off current and diode \(D_{t2}\). The minimum duty cycle for operation is \(D_{tmin} = \pi/\sqrt{L_oC_o}\), which should be designed such that it minimises the reverse-recovery effects of diode \(D_1\). The interval from \(t_0\) to \(t_1\), which is expressed as

\[
t_0 - t_1 = 3t_{s1} = \frac{(L_0 + L_{t0})I_{t0}}{nV_{o2}(1 + 2/C_fR_0)} \tag{11}
\]

Furthermore

\[
\frac{I_{s1,\text{rms}}}{\sqrt{D_1}} + n\pi t_0/2 = V_{s1}\text{, } V_{s1} = V_{C_{\text{min}}} + V_{C_t}
\]

where \(t_{s1}\) is the reverse-recovery time of diode \(D_1\). The root-mean square input current and turn-on voltage of switch \(S_1\) can be obtained as follows:

\[
I_{s1,\text{rms}} = \sqrt{D_1} + n\pi t_0/2 = V_{s1}\text{, } D_{s1} < D < D_{smax}
\]

\[
V_{s1,\text{on}} = \frac{V_0 - V_{C_{\text{min}}}}{n} + V_{C_t}
\]

#### 4.2 Determination of the value of \(C_r\)

Snubber capacitance \(C_r\) can be calculated from the above equations. The proposed topology explained above had a major advantage over another existing converter listed in Table 1. The advantage

---

*Fig. 6 Energy recovery done by auxiliary circuit*
in terms of gain, voltage stress, and efficiency are superior in the
proposed converter even the switch count is approximately near
to other topologies with marginal increment in cost

\[
L_{\text{L}_{\text{avg}}} = \frac{C}{T_s} \left[ V_{\text{C}(t_0)} + 3V_{\text{C}_{\text{max}}} - \frac{2V_0 - V_{\text{C}_{\text{max}}}}{n} \right] + 0.5V_{\text{C}(t_0)} \sin(\text{cos}^{-1}\left(-\frac{V_{\text{C}_{\text{max}}}}{V_{\text{C}(t_0)}}\right) \cos^{-1}\left(-\frac{V_{\text{C}_{\text{max}}}}{V_{\text{C}(t_0)}}\right)) \right]
\]

\[
v_{\text{C}(t_0)} = 2\left( V_{\text{C}_{\text{max}}} + \frac{V_0 - V_{\text{C}_{\text{max}}}}{n} \right) - V_{\text{C}_{\text{max}}}, \text{ and } V_{\text{C}_{\text{max}}} = \frac{L_1 + L_{\text{m}}}{C_{\text{s}}} \sqrt{\frac{L_1}{C_{\text{s}}}} + \frac{V_0 - V_{\text{C}_{\text{max}}}}{n} \right]
\]

(13)

4.3 Determination of the value of \( L_s \)
Snubber inductance \( L_s \) minimised the reverse recovery of snubber
diode \( D_{s1} \) and \( D_{s2} \). Therefore, the time interval from \( t_2 \) to \( t_3 \)
should be greater than \( t_{rev} \), which is expressed as

\[
t_3 - t_2 = 3t_{rev} = V_{\text{C}(t_0)}L_s \sin(\text{cos}^{-1}\left(-\frac{V_{\text{C}_{\text{max}}}}{V_{\text{C}(t_0)}}\right) \sqrt{\frac{L_1}{C_{\text{s}}}} \}
\]

(14)

where \( t_{rev} \) is the reverse-recovery time of diodes \( D_{s1} \) and \( D_{s2} \). Switch
selection is based on maximum current and reverse voltage rating,
i.e. maximum stress that output diodes \( D_1 \) and \( D_2 \) have. The
maximum voltage stress is \( V_w \). The peak current of output diode
\( D_2 \) is \( L_1/n \) from the equation. Maximum stress across the switch
\( S_1 \) is determined by the following equation:

\[
V_{\text{S}_{1_{\text{max}}}}(t) = \frac{L_1 + L_{\text{m}}}{n} \sqrt{\frac{L_1}{C_{\text{s}}} + \frac{V_0 - V_{\text{C}_{\text{max}}}}{n}} + V_{\text{C}}. \]

(15)

4.4 Loss assessment
The energy losses of different components have been estimated
using the standard equations and the parameters provided in
the datasheet of each component. The switching energy loss and
conduction energy loss in metal oxide semiconductor field effect
transistor (MOSFET) are calculated by using the following equations:

\[
E_{\text{sw}} = E_{\text{on}} + E_{\text{off}} = \frac{1}{2} V_{\text{DC}}I_0(t_{\text{on}} + t_{\text{off}}), \ 
\]

(16)

\[
E_{\text{cond,M}} = R_{\text{DS,ON}}I_{\text{D},\text{rms}}t_{\text{cond,M}}, \ 
\]

(17)

where \( t_{\text{on}}, t_{\text{off}}, \) and \( t_{\text{cond,M}} \) are the turn-on, turn-off and conduction
times of the switch while \( R_{\text{DS,ON}} \) is the resistance of the switch.

The switching energy losses in the diode is mainly because of the
reverse recovery process which is given by (18) and the conduction
loss by (19)

\[
E_{\text{sw,D}} = \frac{1}{4} V_{\text{DC}}Q_n, \ 
\]

(18)

\[
E_{\text{cond,D}} = (V_{\text{DC}}I_{\text{D},\text{avg}} + R_D I_{\text{D},\text{rms}}) t_{\text{cond,D}}, \ 
\]

(19)

where \( Q_n \) and \( R_D \) are the reverse recovery charge and diode
resistance, respectively. \( t_{\text{cond,D}} \) is the conduction period of the
diode.

5 Simulation studies
A simulation study is carried out in PSIM 9.1.1 and MATLAB/
Simulink R2014b for the proposed 250 W converter. A simulation
parameter is considered based on design equations explained
in Section 4 and the parameters available in the data sheet provided
by the manufacturer. The switching frequency is selected 100 kHz
and the SiC MOSFET manufactured by Rohm Semiconductor part
no. SCT3080AL is selected as the switching devices reported in
Table 2.

5.1 Below resonance operation result (\( DT_s > 0.5 \tau_{\text{rev}} \))
Below resonance operation in the proposed converter is suitable
for higher-efficiency operation. Voltage gain is quite significant
compared with conventional as shown in Table 1. As it ensures
low-conduction loss of switch as well as other components, the
efficiency is higher in the low-duty ratio range for the proposed
converter. Based on the literature survey, conventional converter
and proposed converter usage are important in the low duty ratio
with achievement in voltage gain as clearly mentioned in Table 1.
Fig. 4 shows the switching pulse, voltage, and current of the

| Table 1 Comparison of DC–DC converters with transformer isolation hardware prototype [27] |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Topology        | \( P_{\text{max}}, \text{kW} \) | \( f_s, \text{kHz} \) | \( V_{\text{input}} \) | \( V_{\text{output}} \) | Voltage gain       | No. of switches | Efficiency (%) at 250 W |
| active clamp step up converter [28] | 0.10 | 20 | 30–60 V | 350 V | \( n/(1-D) \) | 2 | 11.6 | 89 |
| resonant push-pull converter [8] | 1.5 | 70 | 35–60 V | 350 V | 2\((1-D) \) | 4 | 10 | 90.5 |
| high step-up zero-voltage switching current-fed converter [27] | 0.4 | 100 | 45 | 200 | n\( (D/(1-D) \) | 4 | 4.4 | 90 |
| resonant half-bridge converter [27] | 0.25 | 100 | 36 | 430 | — | 2 | 11.9 | 89.5 |
| resonant half-bridge dual converter [27] | 0.1 | 1000 | 20 | 360 | — | 2 | 18 | 90 |
| current fed multi-resonant converter [29] | 0.15 | 255 | 23 | 350 | — | 2 | 15.2 | 85 |
| series-parallel Resonant converter [30] | 0.19 | 215 | 20–35 | 700 | — | 4 | 35 | 87 |
| proposed topology | 0.25 | 100 | 24 | 350 | — | 2 | 14.5 | 93 |

This is an open access article published by the IET under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0/)
main switch and current in diode $D_2$. The main switch is turning on as ZCS while turning off as ZVS, which are reported in Fig. 5. Fig. 6 shows the simulation results of the energy recovery process because of the auxiliary circuit added to the proposed converter. Loss associated with the energy recovery circuit is quite less because of low on time of the auxiliary switch as shown in Fig. 2b. When auxiliary switch $S_2$ is on then extra energy stored in leakage inductance in the transformer, which is recovered and by that process, it reduces the stress created on the main switch during the turn-off process. In Fig. 6, input voltage and input current waveforms prove that during the turn-off process energy is supplied back to DC source which improves conversion efficiency.

5.2 Above resonance operation result $(DT_1 < 0.5T, p)$

Although converter gain is more in the above resonance operation in all the existing topologies but in work as peak input current increases during the operation which leads to increase in conduction losses. Again, the voltage stress of the main switch increases and converter efficiency deteriorates. Due to these limitations, further investigations are not performed for the above resonance operation.

6 Experimental evaluation

A prototype is designed for the proposed converter and tested for varying the load resistance and duty cycle in the range of $0.2 < D < 0.4$ and $D > 0.5$. The performance of the proposed converter is superior for below resonance operation as mentioned in the simulation analysis and hence the experimental verification has been performed only for the below resonance operation. The gate signals of MOSFET switches are generated through module 9401 of NI c-Rio 9082 in Field Programmable Gate Array (FPGA) interface with the Programmed in Lab-VIEW as demonstrated in the Appendix. The SiC MOSFET is a fast response semiconductor device and hence it requires a high-speed gate driver circuit. Therefore, a driver circuit part no. NCP-5304 is selected which is manufactured by ON semiconductor. Moreover, two driver circuits are used for two MOSFETs, which are controlled by the NI c-Rio 9082. The waveforms of gate signals and the converter output voltage are shown in Fig. 7a. The experimental results show that the main switch turning on as ZCS while turning off as ZVS, which are shown in Fig. 7b. Although the current spike is quite high during commutation at that time voltage is significantly low or equivalent to zero and hence overall losses are zero. As shown in Fig. 8b voltage stress across the main switch is less because of low on time snubber capacitor $C_s$ which reduces peak reverse voltage. Again, auxiliary switch $S_2$ is turned-on after dead time which further reduces reverse voltage appears across the main switch. Thus, switching stress is quite less in the proposed converter than conventional converters. At 100 kHz switching frequency, for a given turn ratio (1:5), the gain of the converter versus duty ratio considering load resistance 360 $\Omega$ is shown in Fig. 9a theoretically as well as practically. It is observed from Fig. 9a, there is a marginal difference between theoretical gain and experimental gain of the converter with the variation of the duty ratio up to 0.7.

Various loss components of the proposed converter for below resonance operation are calculated using the formulae in previous sections, which are shown in the bar chart of Fig. 9b for 250 W. It is observed from the bar chart that the conduction loss $S_1$ is higher than $S_2$ because of a large conduction period. Another significant finding is that the switching losses are comparatively low because of proper soft switching.

The efficiency of the prototype is estimated by measuring input power and output power as shown in Fig. 9c. The red dashed line shows the computational efficiency while the blue solid line shows the experimental value. The variation between computational and experimental data is very negligible which validates the theoretical findings. Initially, the effect of a magnetic loss component on the switching transformer is less, therefore efficiency is increased up to 150 W and reached the maximum value 95%, where flux resetting is properly achieved. Then the efficiency of the proposed converter starts decreasing up to 225 W and settles down at 93% constant efficiency. The reason of decrement in efficiency is the significant effect of the magnetic loss component on the switching transformer.
7 Conclusion

This study proposes a novel single stage isolated high-frequency link boost converter. A comprehensive circuit analysis in CCM with design procedure considering non-idealities are analysed. Leakage inductance is used for secondary side resonance which ensures a low loss in a high-frequency switching transformer. An energy recovery circuit helps in recovering floating capacitor energy and also it reduces switching voltage stress across the main switch. True ZCS turn-on and ZVS turn-off are achieved in the main switch by a loss-less snubber circuit connected to the primary winding of a high-frequency transformer. In addition, secondary side diodes $D_1$ and $D_2$ are turned-off under ZCS conditions. All theoretical findings are verified through the designed prototype of a 250 W converter. This converter is particularly useful where high voltage gain integrated boost applications are required at a low-duty ratio. Furthermore, reduction in switching voltage stress enhances the reliability of the proposed converter.

8 References


9 Appendix

The Ni c-Rio 9082 in the FPGA interface is used to generate the signal for the MOSFET driver circuit. The increased processing power of the c-Rio 9082 is useful and well suited to perform advanced processing tasks required. Programme in Lab-VIEW for 0.4 duty ratio at 100 kHz is shown in Fig. 10.