http://iet.metastore.ingenta.com
1887

Digital storage

More general concepts than this:

More specific concepts than this:

1-1 of 1 results

Filter by subject:

< Any subject

  • Electrical and electronic engineering [1]
  • Circuit theory and circuits [1]
  • Electronic circuits [1]
  • Digital electronics [1]
  • Memory circuits [1]
  • Communications [1]
  • Telecommunication [1]
  • Telecommunication applications [1]
  • Computer communications [1]
  • Computer and control engineering [1]
  • See more See less

Filter by content type:

< Any content type

  • ConferencePaper [1]

Filter by publication date:

< Any publication date

  • 2011 [1]

Filter by author:

< Any author

Modeling the TTL-based mapping cache
Author(s): Xiaogian Li, Feng Qiu, Hongbin Luo, Hongke Zhang
Source: 2011 International Conference on Advanced Intelligence and Awareness Internet (AIAI 2011), 2011, p. 41 - 45
Type: ConferencePaper
+ Show details - Hide details

In the Locator/ID separation network, the mapping cache in the border routes plays an important part to improve the network performance and the user experience. In this paper, we model the Time-To-Live (TTL)-based mapping cache to evaluate the cache hit rate. The analytical models get a formula of the cache hit rate as a function of the distribution of packet inter-arrival time and the value of TTL. In the mapping cache, the lifetime of a cache item is reset to TTL if it is fetched. The analytical models are based on a simple assumption that the sequence of inter-arrival time of packets can be modeled as independent, identically distributed (i.i.d.) random variables. The cache hit rate depends on the inter-packet time distribution and we derive the empirical distribution of inter-packet time from our campus network data. The accuracy of our models and the i.i.d. assumption is proved by comparing the results from the trace driven simulation, the renewal assumption with the empirical distribution obtained from the trace data, and using the renewal assumption with the analytical distribution. We also give the trace driven simulation results on the number of mapping items versus the change of the TTL to better understand the mapping cache behavior.

Add to favourites
Export citations
Items per page 20 | 50 | 100
Print this page
This is a required field
Please enter a valid email address