Your browser does not support JavaScript!

IEE Proceedings - Computers and Digital Techniques

Volume 152, Issue 1, January 2005

Volume 152, Issue 1

January 2005

Show / Hide details
    • Editorial: DATE04
      System level processor/communication co-exploration methodology for multiprocessor system-on-chip platforms
      Architecture-level performance estimation method based on system-level profiling
      Synchronous protocol automata: a framework for modelling and verification of SoC communication architectures
      Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems
      Hierarchical multi-dimensional table lookup for model-compiler-based circuit simulation
      Phase–frequency transfer model of analogue and mixed-signal front-end architectures for system-level design
      Noisy signal based background technique for gain error correction in pipeline ADCs

Most viewed content for this Journal


Most cited content for this Journal

We currently have no most cited data available for this content.

This is a required field
Please enter a valid email address