http://iet.metastore.ingenta.com
1887

IEE Proceedings - Computers and Digital Techniques

Volume 151, Issue 2, March 2004

Volume 151, Issue 2

March 2004

Show / Hide details
    • Simulation study of memory performance of SMP multiprocessors running a TPC-W workload
      Freshness specification for a class of asynchronous communication mechanisms
      Modelling economics of DFT and DFY: a profit perspective
      Residue-to-binary decoder for an enhanced moduli set
      LANG – algorithm for constructing unique input/output sequences in finite-state machines
      Energy-delay efficient filter cache hierarchy using pattern prediction scheme
      Multiplier architectures for GF(p) and GF(2n)
      Algorithm and architecture for a high density, low power scalar product macrocell

Most viewed content for this Journal

Article
content/journals/ip-cdt
Journal
5
Loading

Most cited content for this Journal

We currently have no most cited data available for this content.

This is a required field
Please enter a valid email address