http://iet.metastore.ingenta.com
1887

IEE Proceedings - Computers and Digital Techniques

Volume 146, Issue 1, January 1999

Volume 146, Issue 1

January 1999

Show / Hide details
    • Nondeterministic AND-EXOR minimisation by using rewrite rules and simulated annealing
      Self-checking synchronous controller design
      PTM: Technology mapper for pass-transistor logic
      Technology mapping for simultaneous gate and interconnect optimisation
      Performance evaluation of TCP/IP protocol implementations in end systems
      Haar spectra-based entropy approach to quasi-minimisation of FBDDs
      Design and implementation of fault-tolerant and cost effective crossbar switches for multiprocessor systems
      Graph-based detailed router for hierarchical field-programmable gate arrays
      Fuzzy time point compatibility reasoning for microprocessor systems

Most viewed content for this Journal

Article
content/journals/ip-cdt
Journal
5
Loading

Most cited content for this Journal

We currently have no most cited data available for this content.

This is a required field
Please enter a valid email address