banner image
image of Volume 3, Issue 6
Online ISSN 1751-861X Print ISSN 1751-8601

IET Computers & Digital Techniques

Volume 3, Issue 6, November 2009

Volume 3, Issue 6

November 2009

Show / Hide details
    • Editorial: Advances in nanoelectronics circuits and systems
      Connecting fabrication defects to fault models and SPICE simulations for DNA self-assembled nanoelectronics
      Defect-tolerant N2-transistor structure for reliable nanoelectronic designs
      Is triple modular redundancy suitable for yield improvement?
      Hybrid NEMS–CMOS integrated circuits: a novel strategy for energy-efficient designs
      Low-power hybrid complementary metal-oxide-semiconductor-nano-electro-mechanical systems field programmable gate array: circuit level analysis and defect-aware mapping
      Inversion schemes for sublithographic programmable logic arrays
      Adaptive error control for nanometer scale network-on-chip links

Most viewed content for this Journal


Most cited content for this Journal

This is a required field
Please enter a valid email address