banner image
image of Volume 3, Issue 2
Online ISSN 1751-861X Print ISSN 1751-8601

IET Computers & Digital Techniques

Volume 3, Issue 2, March 2009

Volume 3, Issue 2

March 2009

Show / Hide details
    • Reconfigurable broadcast scan compression using relaxation-based test vector decomposition
      Interconnect and communication synthesis for distributed register-file microarchitecture
      Droop sensitivity of stuck-at fault tests
      Design networks-on-chip with latency/bandwidth guarantees
      Utilisation of inverse compatibility for test cost reductions
      High-level estimation methodology for designing the instruction cache memory of programmable embedded platforms
      Test vector chains for increasing the fault coverage and numbers of detections

Most viewed content for this Journal


Most cited content for this Journal

This is a required field
Please enter a valid email address