IET Computers & Digital Techniques
Volume 14, Issue 3, May 2020
Volumes & issues:
Volume 14, Issue 3
May 2020
-
- Author(s): Sandeep Mishra ; Telajala Venkata Mahendra ; Sheikh Wasmir Hussain ; Anup Dandapat
- Source: IET Computers & Digital Techniques, Volume 14, Issue 3, p. 87 –96
- DOI: 10.1049/iet-cdt.2019.0178
- Type: Article
- + Show details - Hide details
-
p.
87
–96
(10)
Performance of a memory depends on the storage stability, yield and sensing speed. Differential input and the latching time of sense amplifiers are considered as primary performance factors in static random access memory. In a content addressable memory (CAM), the sensing is carried out through the matchline (ML) and the time for evaluation is the key to decide the search speed. The density of CAM is on a rise to accommodate a higher amount of information which increases the power dissipation associated with it. Issues such as the logical threshold variation and lower noise margin between match and mismatch are critical in the operation of a CAM. A good ML sensing technique can reduce the ML power with enhanced evaluation speed. This work provides an analogy of various ML sensing techniques based on their pre-charging, evaluation and performance improvement strategies. Estimation on the power dissipation and evaluation time are made and in-depth analysis on their power-speed-overhead trade-off are carried on 64-bit CAM macros.
The analogy of matchline sensing techniques for content addressable memory (CAM)
-
- Author(s): Elyas Khajekarimi ; Kamal Jamshidi ; Abbas Vafaei
- Source: IET Computers & Digital Techniques, Volume 14, Issue 3, p. 97 –106
- DOI: 10.1049/iet-cdt.2019.0070
- Type: Article
- + Show details - Hide details
-
p.
97
–106
(10)
Spin-transfer torque random access memory (STT-RAM) has emerged as an eminent choice for the larger on-chip caches due to high density, low static power consumption and scalability. However, this technology suffers from long latency and high energy consumption during a write operation. Hybrid caches alleviate these problems by incorporating a write-friendly memory technology such as static random access memory along with STT-RAM technology. The proper allocation of data blocks has a significant effect on both performance and energy consumption in the hybrid cache. In this study, the allocation and migration problem of data blocks in the hybrid cache is examined and then modelled using integer linear programming (ILP) formulations. The authors propose an ILP model with three different objective functions which include minimising access latency, minimising energy and minimising energy-delay product in the hybrid cache. Evaluations confirm that the proposed ILP model obtains better results in terms of energy consumption and performance compared to the existing hybrid cache architecture.
- Author(s): Dhandapani Vaithiyanathan ; Ravindra Kumar ; Ashima Rai ; Khushboo Sharma
- Source: IET Computers & Digital Techniques, Volume 14, Issue 3, p. 107 –113
- DOI: 10.1049/iet-cdt.2018.5045
- Type: Article
- + Show details - Hide details
-
p.
107
–113
(7)
The incessant growth of devices such as mobile phones, digital cameras, and other portable electronic gadgets has led to a higher amount of research being dedicated to the low power digital and analogue circuits. In this study, a low power-delay-product (PDP) dynamic complementary metal oxide semiconductor (CMOS) circuit design using small swing domino logic with twist-connected transistors is proposed. An improvement in PDP can be achieved by using a node-discharger circuit in the conventional design. The conventional benchmark and modified circuits are implemented in 90 nm CMOS technology with different power supplies, i.e. 1.2, 1, and 0.9 V. Furthermore, a decrease in voltage level for logic ‘1’ and an increase in voltage level for logic ‘0’ is achieved while maintaining the logic threshold accordingly at half of the supply voltage. So, the output voltage swing is reduced and the unnecessary nodes of the pull down network get discharged in pre-charge phase, eventually leading to an improvement when compared with conventional design in overall PDP by 43.21 and 46.83% for two inverted two-input and three-input AND gate dynamic benchmarks, respectively, for a power supply of 1 V.
- Author(s): Rohit Lorenzo and Roy Pailly
- Source: IET Computers & Digital Techniques, Volume 14, Issue 3, p. 114 –121
- DOI: 10.1049/iet-cdt.2019.0234
- Type: Article
- + Show details - Hide details
-
p.
114
–121
(8)
This study aims for a new 11T static random access memory (SRAM) cell that uses power gating transistors and transmission gate for low leakage and reliable write operation. The proposed cell has a separate read and write path which successfully improves read and write abilities. Furthermore, it solves the row half select disturbance and utilises a row-based virtual ground signal to eliminate unnecessary bit-line discharge in the un-selected row, thus decreasing energy consumption. The cell also achieves low power due to the stack effect. To show the effectiveness of the cell, its design metrics are compared with other published SRAM cells, namely, conventional 6T, 10T, 9T, and power-gated 9T (PG9T). In standby mode, from 6.71 to 7.37% leakage power reduction is observed for this cell at an operating voltage of 1.2 V and 29.21 to 58.68% & 32.74 to 71.11% improvement for write & read power over other cells. The proposed cell exhibits higher write and reads static noise margins with an improvement of 13.54 and 63.28%, respectively, compared to conventional 6T SRAM cell. The cell provides write delay improvement from 29.77 to 49.40% and read delay improvement from 7 to 12% compared to 9T, 10T, and PG9T, respectively.
- Author(s): Gokulkrishnan Vadakkeveedu ; Kamakoti Veezhinathan ; Nitin Chandrachoodan ; Seetal Potluri
- Source: IET Computers & Digital Techniques, Volume 14, Issue 3, p. 122 –131
- DOI: 10.1049/iet-cdt.2018.5029
- Type: Article
- + Show details - Hide details
-
p.
122
–131
(10)
Microfluidics is an upcoming field of science that is going to be used widely in many safety-critical applications including healthcare, medical research and defence. Hence, technologies for fault testing and fault diagnosis of these chips are of extreme importance. In this study, the authors propose a scalable pseudo-exhaustive testing and diagnosis methodology for flow-based microfluidic biochips. The proposed approach employs a divide-and-conquer based technique wherein, large architectures are split into smaller sub-architectures and each of these are tested and diagnosed independently.
Integer linear programming model for allocation and migration of data blocks in the STT-RAM-based hybrid caches
Performance analysis of dynamic CMOS circuit based on node-discharger and twist-connected transistors
Single bit-line 11T SRAM cell for low power and improved stability
Scalable pseudo-exhaustive methodology for testing and diagnosis in flow-based microfluidic biochips
Most viewed content
Most cited content for this Journal
-
High-performance elliptic curve cryptography processor over NIST prime fields
- Author(s): Md Selim Hossain ; Yinan Kong ; Ehsan Saeedi ; Niras C. Vayalil
- Type: Article
-
Majority-based evolution state assignment algorithm for area and power optimisation of sequential circuits
- Author(s): Aiman H. El-Maleh
- Type: Article
-
Scalable GF(p) Montgomery multiplier based on a digit–digit computation approach
- Author(s): M. Morales-Sandoval and A. Diaz-Perez
- Type: Article
-
Fabrication and characterisation of Al gate n-metal–oxide–semiconductor field-effect transistor, on-chip fabricated with silicon nitride ion-sensitive field-effect transistor
- Author(s): Rekha Chaudhary ; Amit Sharma ; Soumendu Sinha ; Jyoti Yadav ; Rishi Sharma ; Ravindra Mukhiya ; Vinod K. Khanna
- Type: Article
-
Adaptively weighted round-robin arbitration for equality of service in a many-core network-on-chip
- Author(s): Hanmin Park and Kiyoung Choi
- Type: Article