banner image
image of Volume 5, Issue 6
Online ISSN 1751-8598 Print ISSN 1751-858X

IET Circuits, Devices & Systems

Volume 5, Issue 6, November 2011

Volume 5, Issue 6

November 2011

Show / Hide details
    • Fully integrated dual-band transceiver for IEEE 802.11a/b/g/j/n wireless local area network applications with hybrid up/down conversion architecture
      Technique for the reduction of output voltage ripple of switched capacitor-based DC–DC converters
      Experimental verification of total sliding-mode control for Chua's chaotic circuit
      Fault-tolerant A/D converter using analogue voting
      Composite field GF(((22)2)2) Advanced Encryption Standard (AES) S-box with algebraic normal form representation in the subfield inversion
      SPICE-compatible physical model of nanocrystal floating gate devices for circuit simulation
      100-Phase, dual-loop delay-locked loop for impulse radio ultra-wideband coherent receiver synchronisation
      Phase locking scheme based on look-up-table-assisted sliding discrete Fourier transform for low-frequency power and acoustic signals
      Boosting performance of self-timed delay-insensitive bit parallel on-chip interconnects
      Relationship between common-mode rejection and differential-mode distortion in fully differential Gm-C filters
      Active-RC filters using two-stage OTAs with and without feed-forward compensation

Most viewed content for this Journal


Most cited content for this Journal

This is a required field
Please enter a valid email address