http://iet.metastore.ingenta.com
1887

A design for a low-cost high-speed m.o.s. associative memory

A design for a low-cost high-speed m.o.s. associative memory

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Radio and Electronic Engineer — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A design for a 128-bit m.o.s. associative memory is described. The memory array can be integrated on a 1.6 × 2.9 mm (63 × 114 mil) chip using standard silicon-gate m.o.s. fabrication technology. The basic memory cell is dynamic in operation, but external refresh circuitry is not required. Computer simulation studies predict match and read access times of 10 ns, and a write ‘toggle’ time of 25 ns. A design for a cheap interface buffer circuit is also described. With these two designs it is possible to build a low-cost associative memory array, organized as 256 words of 256 bits each, which is TTL compatible and will operate with a 100 ns cycle time.

References

    1. 1)
      • A.G. Hanlon . Content addressable and associative memory systems—a survey. IEEE Trans. on Electronic Computers , 509 - 521
    2. 2)
      • J. Minker . An overview of associative or content-addressable memory systems and a KWIC index to the literature: 1956–1970. Computing Reviews , 453 - 504
    3. 3)
      • B. Parhami . Associative memories and processors: an overview and selected bibliography. Proc. IEEE , 722 - 730
    4. 4)
      • R.M. Lea . Toward a low-cost cell design for high-speed mos associative memories. Datafair Research Papers , 418 - 424
    5. 5)
      • R.M. Lea . Design for a high-speed mos associative memory. Electronics Letters , 15 , 391 - 393
    6. 6)
      • C.J. Shead . The associative memory: a versatile circuit element. GEC J. Sci. Tech. , 3 , 119 - 125
http://iet.metastore.ingenta.com/content/journals/10.1049/ree.1975.0034
Loading

Related content

content/journals/10.1049/ree.1975.0034
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address