© The Institution of Engineering and Technology
The impact of substrate doping on the short-channel effects (SCEs) of bulk-planar junctionless transistor (BPJLT) has been studied. It has been found that increasing substrate doping in bulk region reduces off-state leakage current (I OFF) and the sub-threshold slope (SS) of the device. To further reduce the SCEs of BPJLT heavily doped δ-layer of thickness 10 nm has been added below the channel. Despite the presence of δ-layer in BPJLT reduces SCEs, the SCE, mainly SS, is still limited by the fundamental limit of 60 mV/decade. Therefore, to reduce SS below 60 mV/decade, negative capacitance (NC) δ-BPJLT has been proposed by adding the layer of ferroelectric material at gate stack. It has been found that in comparison with conventional BPJLT and δ-BPJLT, the insertion of ferroelectric layer in NC-δ-BPJLT not only reduces the I OFF and the SS but also improves I ON/I OFF ratio of the device. Thus, embedding heavily doped δ-layer in the bulk region and the ferroelectric layer at the gate stack of BPJLT makes it a promising device for low-power applications.
References
-
-
1)
-
12. Lee, C.-W., Nazarov, A.N., Ferain, I., et al: ‘Low subthreshold slope in junctionless multigate transistors’, Appl. Phys. Lett., 2010, 96, p. 102106 (doi: 10.1063/1.3358131).
-
2)
-
16. Su, C.J., Tsai, T.I., Liou, Y.L., Lin, Z.M., Lin, H.C., Chao, T.S.: ‘Gate-all-around junctionless transistors with heavily doped polysilicon nanowire channels’, Electron Device Lett., 2011, 32, pp. 521–523 (doi: 10.1109/LED.2011.2107498).
-
3)
-
10. Lee, C.-W., Ferain, I., Afzalian, A., et al: ‘Performance estimation of junctionless multigate transistors’, Solid State Electron., 2010, 54, pp. 97–103 (doi: 10.1016/j.sse.2009.12.003).
-
4)
-
8. Patil, G.C., Bonge, V.H., Malode, M.M., et al: ‘Novel δ-doped partially insulated junctionless transistor for mixed signal integrated circuits’, Superlattices Microstruct., 2016, 90, pp. 247–256 (doi: 10.1016/j.spmi.2015.12.024).
-
5)
-
10. Salahuddin, S., Datta, S.: ‘Use of negative capacitance to provide voltage amplification for low power nanoscale devices’, Nano Lett., 2008, 8, pp. 405–410 (doi: 10.1021/nl071804g).
-
6)
-
33. Uchida, K., Koga, J., Takagi, S.: ‘Experimental study on carrier transport mechanisms in double- and single-gate ultrathin body MOSFETs-Coulomb scattering, volume inversion and δTSOI-induced scattering’. IEDM Technical Digest, Washington, DC, USA, December 2003, pp. 805–808.
-
7)
-
5. Patil, G.C., Qureshi, S.: ‘Underlap channel metal source/drain SOI MOSFET for thermally efficient low-power mixed signal circuits’, Microelectron. J., 2012, 43, pp. 321–328 (doi: 10.1016/j.mejo.2011.12.015).
-
8)
-
31. Garike, R.R., Ghosekar, I.C., Patil, G.C.: ‘Dual-k HfO2 spacer bulk planar junctionless transistor for sub-30 nm low power CMOS’. IEEE India Conf. 2017, IIT Roorkee, India, 2017.
-
9)
-
25. Jo, J., Shin, C.: ‘Negative capacitance field effect transistor with hysteresis-free sub-60-mV/decade switching’, IEEE Electron Device Lett., 2016, 37, pp. 245–248 (doi: 10.1109/LED.2016.2523681).
-
10)
-
24. Salvatore, G.A., Rusu, A., Ionescu, A.M.: ‘Experimental confirmation of temperature dependent negative capacitance in ferroelectric field effect transistor’, Appl. Phys. Lett., 2012, 100, p. 163504 (doi: 10.1063/1.4704179).
-
11)
-
20. Patil, G.C., Qureshi, S.: ‘A novel δ-doped partially insulated dopant-segregated Schottky barrier SOI MOSFET for analog/RF applications’, Semicond. Sci. Technol., 2011, 26, (8), p. 085002 (doi: 10.1088/0268-1242/26/8/085002).
-
12)
-
19. Chen, H.-B., Chang, C.-Y., Lu, N.-H., et al: ‘Characteristics of gate-all-around junctionless poly-Si TFTs with an ultrathin channel’, IEEE Electron. Device Lett., 2013, 34, pp. 897–899 (doi: 10.1109/LED.2013.2262018).
-
13)
-
11. Khan, A.I., Chatterjee, K., Duarte, J.P., et al: ‘Negative capacitance in short channel FinFETs externally connected to an epitaxial ferroelectric capacitor’, IEEE Electron Device Lett., 2016, 37, pp. 111–114 (doi: 10.1109/LED.2015.2501319).
-
14)
-
7. Sung, W.-L., Li, Y.: ‘Asymmetric characteristic fluctuation of undoped gate-all-around nanowire MOSFETs induced by random discrete dopants inside source/drain extensions’. IEEE Int. Conf. Nanotechnology, Pittsburgh, USA, 25–28 July 2017, pp. 101–104.
-
15)
-
28. Jiang, C., Liang, R., Wang, J., et al: ‘Simulation-based study of negative capacitance double-gate junctionless transistors with ferroelectric gate dielectric’, Solid-State Electron., 2016, 126, pp. 130–135 (doi: 10.1016/j.sse.2016.09.001).
-
16)
-
21. Zhang, J., Tang, M.H., Tang, J.X., et al: ‘Influence of the ferroelectric–electrode interface on the characteristics of MFIS-FETs’, Solid-State Electron., 2009, 53, pp. 563–566 (doi: 10.1016/j.sse.2009.03.006).
-
17)
-
17. Gundapaneni, S., Ganguly, S., Kottantharayil, A., et al: ‘Bulk planer junctionless tran-sistor (BPJLT): An attractive device alternative for scaling’, IEEE Elec. Dev. Lett., 2011, 32, (3), pp. 261–263 (doi: 10.1109/LED.2010.2099204).
-
18)
-
29. Kobayashi, M., Jang, K., Ueyama, N., et al: ‘Negative capacitance for boosting tunnel FET performance’, IEEE Trans. Nanotechnol., 2017, 16, pp. 253–258 (doi: 10.1109/TNANO.2017.2658688).
-
19)
-
16. Baruah, R.K., Paily, R.P.: ‘Impact of high-k spacer on device performance of a junctionless transistor’, J. Comput. Electron., 2013, 12, pp. 14–19 (doi: 10.1007/s10825-012-0428-5).
-
20)
-
14. Zhao, D., Nishimura, T., Lee, C.H., et al: ‘Junctionless Ge p-channel metal–oxide–semiconductor field-effect transistors fabricated on ultrathin Ge-on-insulator substrate’, Appl. Phys. Express, 2011, 4, p. 031302 (doi: 10.1143/APEX.4.031302).
-
21)
-
6. Saitoh, M., Nakabayashi, Y., Uchida, K., et al: ‘Short-channel performance improvement by raised source/drain extensions with thin spacers in trigate silicon nanowire MOSFETs’, IEEE Electron Device Lett., 2011, 32, pp. 273–275 (doi: 10.1109/LED.2010.2101043).
-
22)
-
8. Ghosh, B., Akram, M.W.: ‘Junctionless tunnel field effect transistor’, IEEE Electron Device Lett. , 2013, 34, (5), pp. 584–586 (doi: 10.1109/LED.2013.2253752).
-
23)
-
32. Dabhi, C.T., Patil, G.C.: ‘Underlap channel silicon-on-insulator quantum dot floating-gate MOSFET for low-power memory applications’, J. Comput. Electron., 2016, 15, pp. 1563–1569 (doi: 10.1007/s10825-016-0888-0).
-
24)
-
6. Patil, G.C., Qureshi, S.: ‘Engineering spacers in dopant-segregated Schottky barrier SOI MOSFET for nanoscale CMOS logic circuits’, Semicond. Sci. Technol., 2012, 27, pp. 045004–045012 (doi: 10.1088/0268-1242/27/4/045004).
-
25)
-
4. Garike, R.R., Patil, G.C.: ‘Si3n4:HfO2 dual-k spacer bulk planar junctionless transistor for mixed signal integrated circuits’, IET Circuits Devices Syst., 2019, 13, pp. 50–45 (doi: 10.1049/iet-cds.2018.5168).
-
26)
-
29. Choi, S.J., Moon, D.I., Kim, S., et al: ‘Sensitivity of threshold voltage to nanowire width variation in junctionless transistors’, IEEE Electron Device Lett., 2011, 32, (2), pp. 125–127 (doi: 10.1109/LED.2010.2093506).
-
27)
-
27. Pahwa, G., Dutta, T., Agarwal, A., et al: ‘Analysis and compact modeling of negative capacitance transistor with high ON-current and negative output differential resistance-part II: model validation’, IEEE Trans. Electron Devices, 2016, 63, pp. 4986–4992 (doi: 10.1109/TED.2016.2614436).
-
28)
-
12. Colinge, J.-P., Lee, C.-W., Ferain, I., et al: ‘Reduced electric field in junctionless transistors’, Appl. Phys. Lett., 2010, 96, pp. 073510–073510–3 (doi: 10.1063/1.3299014).
-
29)
-
22. Khan, A.I., Yeung, C.W., Chenming Hu, S.S.: ‘Ferroelectric negative capacitance MOSFET: capacitance tuning & antiferroelectric operation’. IEEE Int. Electron Devices Meeting (IEDM), Washington, DC, USA, December 2011, pp. 11–13.
-
30)
-
9. Li, C., Zhuang, Y., Di, S., et al: ‘Subthreshold behavior model for nanoscale short-channel junctionless cylindrical surrounding-gate MOSFETs’, IEEE Trans. Electron. Device, 2013, 60, pp. 3655–3661 (doi: 10.1109/TED.2013.2281395).
-
31)
-
34. Uchida, K., Hiroshi, W., Koga, J., et al: ‘Experimental study on carrier transport mechanism in ultrathin-body SOI MOSFETs’. IEEE Simulation of Semiconductor Processes and Devices, Boston, MA, USA, September 2003, pp. 8–13.
-
32)
-
23. Liu, C., Chen, P.-G., Xie, M.-J., et al: ‘Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stack’, Jpn. J. Appl. Phys., 2016, 55, p. 04EB08 (doi: 10.7567/JJAP.55.04EB08).
-
33)
-
5. Wangkheirakpam, V.D., Bhowmick, B.: ‘Optimisation of pocket doped junctionless TFET and its application in digital inverter’, Micro Nano Lett., 2019, 14, pp. 69–73 (doi: 10.1049/mnl.2018.5086).
-
34)
-
17. Patil, S.R., Patil, G.C., Borse, H.S., et al: ‘A novel dual-k spacer double gate junctionless transistor for digital integrated circuits’. Proc. Nanotech-2015, Washington, D.C., 2015, pp. 218–221.
http://iet.metastore.ingenta.com/content/journals/10.1049/mnl.2019.0153
Related content
content/journals/10.1049/mnl.2019.0153
pub_keyword,iet_inspecKeyword,pub_concept
6
6