Negative capacitance δ-bulk planar junctionless transistor for low power applications

Negative capacitance δ-bulk planar junctionless transistor for low power applications

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Micro & Nano Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The impact of substrate doping on the short-channel effects (SCEs) of bulk-planar junctionless transistor (BPJLT) has been studied. It has been found that increasing substrate doping in bulk region reduces off-state leakage current (I OFF) and the sub-threshold slope (SS) of the device. To further reduce the SCEs of BPJLT heavily doped δ-layer of thickness 10 nm has been added below the channel. Despite the presence of δ-layer in BPJLT reduces SCEs, the SCE, mainly SS, is still limited by the fundamental limit of 60 mV/decade. Therefore, to reduce SS below 60 mV/decade, negative capacitance (NC) δ-BPJLT has been proposed by adding the layer of ferroelectric material at gate stack. It has been found that in comparison with conventional BPJLT and δ-BPJLT, the insertion of ferroelectric layer in NC-δ-BPJLT not only reduces the I OFF and the SS but also improves I ON/I OFF ratio of the device. Thus, embedding heavily doped δ-layer in the bulk region and the ferroelectric layer at the gate stack of BPJLT makes it a promising device for low-power applications.


    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
      • 7. Sung, W.-L., Li, Y.: ‘Asymmetric characteristic fluctuation of undoped gate-all-around nanowire MOSFETs induced by random discrete dopants inside source/drain extensions’. IEEE Int. Conf. Nanotechnology, Pittsburgh, USA, 25–28 July 2017, pp. 101104.
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
    13. 13)
    14. 14)
    15. 15)
    16. 16)
    17. 17)
      • 17. Patil, S.R., Patil, G.C., Borse, H.S., et al: ‘A novel dual-k spacer double gate junctionless transistor for digital integrated circuits’. Proc. Nanotech-2015, Washington, D.C., 2015, pp. 218221.
    18. 18)
    19. 19)
    20. 20)
    21. 21)
    22. 22)
      • 22. Khan, A.I., Yeung, C.W., Chenming Hu, S.S.: ‘Ferroelectric negative capacitance MOSFET: capacitance tuning & antiferroelectric operation’. IEEE Int. Electron Devices Meeting (IEDM), Washington, DC, USA, December 2011, pp. 1113.
    23. 23)
    24. 24)
    25. 25)
    26. 26)
    27. 27)
    28. 28)
    29. 29)
    30. 30)
    31. 31)
      • 31. Garike, R.R., Ghosekar, I.C., Patil, G.C.: ‘Dual-k HfO2 spacer bulk planar junctionless transistor for sub-30 nm low power CMOS’. IEEE India Conf. 2017, IIT Roorkee, India, 2017.
    32. 32)
    33. 33)
      • 33. Uchida, K., Koga, J., Takagi, S.: ‘Experimental study on carrier transport mechanisms in double- and single-gate ultrathin body MOSFETs-Coulomb scattering, volume inversion and δTSOI-induced scattering’. IEDM Technical Digest, Washington, DC, USA, December 2003, pp. 805808.
    34. 34)
      • 34. Uchida, K., Hiroshi, W., Koga, J., et al: ‘Experimental study on carrier transport mechanism in ultrathin-body SOI MOSFETs’. IEEE Simulation of Semiconductor Processes and Devices, Boston, MA, USA, September 2003, pp. 813.

Related content

This is a required field
Please enter a valid email address