http://iet.metastore.ingenta.com
1887

PSJ LDMOS with a VK dielectric layer

PSJ LDMOS with a VK dielectric layer

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Micro & Nano Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A partial super junction lateral double-diffused metal–oxide–semiconductor field-effect transistor with a variable-k dielectric layer (PSJ VK LDMOS) is proposed in this Letter. Low-k material and PSJ are introduced into the device. PSJ provides a low-resistance channel to reduce the specific on-resistance (R on,sp). Furthermore, according to an enhanced dielectric layer field, low-k buried layer can sustain the high breakdown voltage (BV). To eliminate substrate-assisted depletion effect and improve the lateral BV of the proposed structure, the charge compensation layer in the device adopts a variation of lateral doping technique and is combined with the N pillar in PSJ. Ultimately, the simulation results show that BV of 795.5 V and the figure of merit (FOM) of 6.1 MW cm−2 are achieved for PSJ VK LDMOS. BV and FOM are enhanced by 71.4 and 81.1%, respectively, compared with con. PSJ SOI LDMOS with the drift region length of 46.5 μm. Furthermore, R on,sp of 103.4 mΩ cm2 is reduced by 31.2% compared with the ‘silicon limit’ at the same BV class, which breaks the ‘silicon limit’.

References

    1. 1)
      • 1. Hao, J.: ‘Hot carrier reliability in LDMOS devices’. IEEE 12th Int. Conf. ASIC (ASICON), Guiyang, China, 2017, pp. 658661.
    2. 2)
    3. 3)
    4. 4)
      • 4. Yuan, S., Duan, B., Cai, H., et al: ‘Novel LDMOS with assisted deplete-substrate layer consist of super junction under the drain’. 29th Int. Symp. Power Semiconductor Devices and IC's (ISPSD), Sapporo, Japan, 2017, pp. 279282.
    5. 5)
      • 5. Honarkhah, S., Nassif-Khalil, S., Salama, C.: ‘Back-etched super-junction LDMOST on SOI’. Proc. 34th ESSEDRC, Leuven, Belgium, 2004, pp. 117120.
    6. 6)
    7. 7)
      • 7. Hara, K., Kakegawa, T., Wada, S., et al: ‘Low on-resistance high voltage thin layer SOI LDMOS transistors with stepped field plates’. 29th Int. Symp. Power Semiconductor Devices and IC's (ISPSD), Sapporo, Japan, 2017, pp. 307310.
    8. 8)
    9. 9)
      • 9. Merchant, S., Aronold, E.: ‘Realization of high breakdown voltage (>700 V) in thin SOI device’. Proc. Third Int. Symp. Power Semiconductor Devices and ICs, Baltimore, MD, 1991, pp. 3135.
    10. 10)
    11. 11)
    12. 12)
    13. 13)
    14. 14)
http://iet.metastore.ingenta.com/content/journals/10.1049/mnl.2018.5467
Loading

Related content

content/journals/10.1049/mnl.2018.5467
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address