Effective design technique for improvement of electrostatics behaviour of dopingless TFET: proposal, investigation and optimisation

Mohd. Aslam; Dheeraj Sharma; Deepak Soni; Shivendra Yadav; Bhagwan Ram Raad; Dharmendra Singh Yadav; Neeraj Sharma

Effective design technique for improvement of electrostatics behaviour of dopingless TFET: proposal, investigation and optimisation

View Fulltext

Author(s): Mohd. Aslam¹ ; Dheeraj Sharma¹ ; Deepak Soni¹ ; Shivendra Yadav¹ ; Bhagwan Ram Raad¹ ; Dharmendra Singh Yadav¹ ; Neeraj Sharma²
- Affiliations: 1: Electronics and Communication Engineering Discipline, PDPM-Indian Institute of Information Technology, Design and Manufacturing , Jabalpur 482005 , India ;
  2: Ramrao Adik Institute of Technology , Nerul, Navi Mumbai , India
Source: Volume 13, Issue 10, October 2018, p. 1480 – 1485
DOI: 10.1049/mnl.2018.5129 , Online ISSN 1750-0443

Received 27/01/2018, Accepted 21/06/2018, Revised 03/05/2018, Published 01/10/2018

Rapid tunnelling junction formation is a much crucial issue with conventional sub-nanometre tunnel field-effect transistor (TFET) to obtain improved electrostatics characteristics. This task becomes more problematic and complicated for dopingless TFET as a result of wide tunnelling barrier at channel/source junction. In this regard, a new approach has been employed by implanting the metal angle (MA) inside the dielectric layer near channel/source joint to obtain enhanced electrical behaviour of the proposed structure. Employment of MA of small work-function increases electron density at channel/source interface to have improved electron tunnelling rate. Work-function optimisation of MA on RF/DC parameters is analysed in device optimisation part of this work. Simultaneously length optimisation of MA is also presented in the device optimisation section to ease the complex fabrication steps. In addition to these, circuit level performance of proposed and conventional structures is also analysed in this study.

References

1. 1)
  - 3. Koswatta, S.O., Lundstrom, M.S., Nikonov, D.E.: ‘Performance comparison between p–i–n tunneling transistors and conventional MOSFETs’, IEEE Trans. Electron Devices, 2007, 56, (3), pp. 456–465 (doi: 10.1109/TED.2008.2011934).
2. 2)
  - 26. Chen, Y.N., Fan, M.L., Hu, V.P.H., et al: ‘Designn and analysis of robust tunneling FET SRAM’, IEEE Trans. Electron Devices, 2013, 60, (3), pp. 1092–1098 (doi: 10.1109/TED.2013.2239297).
3. 3)
  - 11. Jhaveri, R., Nagavarapu, N.V., Woo, J.C.S.: ‘Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor’, IEEE Trans. Electron Devices, 2011, 58, (1), pp. 80–86 (doi: 10.1109/TED.2010.2089525).
4. 4)
  - 14. Aslam, M., Yadav, S., Soni, D., et al: ‘A new design approach for enhancement of DC/RF performance with improved ambipolar conduction of dopingless TFET’, Superlattices Microstruct., 2017, 112, pp. 86–96 (doi: 10.1016/j.spmi.2017.09.017).
5. 5)
  - 25. Madan, J., Chaujar, R.: ‘Interfacial charge analysis of heterogeneous gate dielectric-gate all around-tunnel FET for improved device reliability’, IEEE Trans. Device Mater. Reliab., 2016, 16, (2), pp. 227–234 (doi: 10.1109/TDMR.2016.2564448).
6. 6)
  - 18. Avci, U.E., Morris, D.H., Young, I.A.: ‘Tunnel field-effect transistors: prospects and challenges’, IEEE Electron Devices Soc., 2015, 3, (3), pp. 88–95 (doi: 10.1109/JEDS.2015.2390591).
7. 7)
  - 7. Zhu, Y., Hudait, M. K.: ‘Low-power tunnel field effect transistors using mixed As and Sb based heterostructures’, Nanotechnol. Rev., 2013, 2, (6), pp. 637–678 (doi: 10.1515/ntrev-2012-0082).
8. 8)
  - 17. Yang, Y., Xin Tong, T., Yang, L.T., et al: ‘Tunneling field-effect transistor: capacitance components and modeling’, IEEE Electron Device Lett., 2010, 31, (7), pp. 752–754 (doi: 10.1109/LED.2010.2047240).
9. 9)
  - 33. Ghosh, P., Haldar, S., Gupta, R.S., et al: ‘An investigation of linearity performance and intermodulation distortion of GME CGT MOSFET for RFIC design’, IEEE Trans. Electron Devices, 2012, 59, (12), pp. 3263–3268 (doi: 10.1109/TED.2012.2219537).
10. 10)
  - 1. Choi, W.Y., Park, B.G., Lee, J.D., Liu, T.J.K.: ‘Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec’, IEEE Electron Device Lett., 2007, 28, (8), pp. 743–745 (doi: 10.1109/LED.2007.901273).
11. 11)
  - 2. Seabaugh, A.C., Zhang, Q.: ‘Low-voltage tunnel transistors for beyond CMOS logic’, Proc. IEEE, 2010, 98, (12), pp. 2095–110 (doi: 10.1109/JPROC.2010.2070470).
12. 12)
  - 1. Colinge, J.-P.: ‘FinFETs and other multi-gate transistors’ (Springer, New York, NY, USA, 2008).
13. 13)
  - 3. Ionescu, A., Riel, M.: ‘Tunnel field-effect transistors as energy-efficient electronic switches’, Nature Publishing, 2011, 479, pp. 329–337 (doi: 10.1038/nature10679).
14. 14)
  - 13. Raad, B. R., Tirkey, S., Sharma, D., et al: ‘A new design approach of dopingless tunnel FET for enhancement of device characteristics’, IEEE Trans. Electron Devices, 2017, 64, (4), pp. 1830–1836 (doi: 10.1109/TED.2017.2672640).
15. 15)
  - 6. Vijayvargiya, V., Vishvakarma, S.K.: ‘Effect of drain doping profile on double-gate tunnel field-effect transistor and its influence on device RF performance’, IEEE Trans. Nanotechnol., 2014, 13, (5), pp. 974–981 (doi: 10.1109/TNANO.2014.2336812).
16. 16)
  - 14. Damrongplasit, N., Shin, C., Kim, S.H., et al: ‘Study of random dopant fluctuation effects in germanium-source tunnel FETs’, IEEE Trans. Electron Dev., 2011, 58, (10), pp. 3541–3548 (doi: 10.1109/TED.2011.2161990).
17. 17)
  - 3. Boucart, K., Ionescu, A.M.: ‘Double-gate tunnel FET with high-k gate dielectric’, IEEE Trans. Electron Devices, 2007, 54, (7), pp. 1725–1733 (doi: 10.1109/TED.2007.899389).
18. 18)
  - 22. Saripalli, V., Sun, G., Mishra, A., et al: ‘Exploiting heterogeneity for energy efficiency in chip multiprocessors’, IEEE J. Emerg. Sel. Top. Circuits Syst., 2011, 1, (2), pp. 109–119 (doi: 10.1109/JETCAS.2011.2158343).
19. 19)
  - 15. ‘ATLAS device simulation software’ (Silvaco Int., Santa Clara, CA, USA, 2014).
20. 20)
  - 7. Kumar, M.J., Janardhanan, S.: ‘Doping-less tunnel field effect transistor: design and investigation’, IEEE Trans. Electron Devices, 2013, 60, (10), pp. 3285–3290 (doi: 10.1109/TED.2013.2276888).

Login

Not registered yet?

Share

Tools

Login to add to favourites

Key

Effective design technique for improvement of electrostatics behaviour of dopingless TFET: proposal, investigation and optimisation

References

Related content