Reliability improvements in SOI-like MOSFET with ESD and self-heating effect

Reliability improvements in SOI-like MOSFET with ESD and self-heating effect

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Micro & Nano Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new structure of N-type Silicon-on-insulator (SOI)-Like Bulk Silicon (N-SL-BS) metal–oxide–semiconductor field-effect transistor (MOSFET) is proposed to improve the reliability of SOI MOSFET mainly with regards to their self-heating effect and electro-static discharge (ESD) events based on two-dimensional numerical simulation. The new device employs p/n–/p + structure on Si, in which the n-layer is made of Si carbide (SiC), a wide bandgap material. The built-in electric field fully depletes the n-SiC layer and forms an SOI-like feature with a p + layer underneath. Simulations are first implemented in self-heating conditions, to investigate their drain current and temperature ramping. More importantly, ESD pulses assuming the human body model are applied to test their response and observe which device was first to fail using an I–V curve and hole current density distribution. Results show that the new device exhibits superior reliability when compared with a traditional SOI MOSFET. The avalanche breakdown voltage improves nearly 33% and the highest temperature of the global device is more than three times lower than that of an SOI MOSFET subjected to ESD pulses with a peak current of 7 mA.


    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
    8. 8)
      • 8. Burzo, M., Komarov, P., Raad, P.: ‘Thermal transport properties of gold-covered thin-film silicon dioxide’, IEEE Trans. CPMT, 2003, 26, (1), pp. 8088.
    9. 9)
    10. 10)
    11. 11)
    12. 12)
    13. 13)
      • 13. Amerasekera, A., Duvvury, C.: ‘ESD in silicon integrated circuits’ (Wiley, New York, 2002, 2nd edn.).
    14. 14)
    15. 15)
    16. 16)
      • 16. Han, Y., Ding, K.: ‘TCAD design and application of semiconductor device’ (Publishing House of Electronics Industry, Beijing, 2013).
    17. 17)
    18. 18)

Related content

This is a required field
Please enter a valid email address