© The Institution of Engineering and Technology
A silicon on insulator (SOI)-like bulk silicon (SLBS) MOSFET has been recently reported. An ‘n/p-/n+’ structure was contained in SLBS P Metal Oxide Semiconductor (PMOS) device, with ‘p-’ is made of 4H-SiC. This p-layer is fully depleted. In this work, negative bias temperature instability (NBTI) of SLBS pMOSFET is studied and compared with that in bulk and Fully Depleted (FD) SOI PMOSFET. The effects of stress temperature and body bias on NBTI of SLBS device are also be studied in this work. The work demonstrates an advantage of SLBS over bulk and FD SOI devices.
References
-
-
1)
-
30. Liu, S.T., Ioannou, D.E., Ioannou, D.P., et al: ‘NBTI in SOI p-channel MOS field effect transistors’. IEEE Int. Integrated Reliability Workshop, S. Lake Tahoe, CA, USA, 2005, , pp. 869–876.
-
2)
-
19. Saremi, M., Afzali-Kusha, A., Mohammadi, S.: ‘Ground plane fin-shaped field effect transistor (GP-FinFET): a FinFET for low leakage power circuits’, Microelectron. Eng., 2012, 95, pp. 74–82 (doi: 10.1016/j.mee.2012.01.009).
-
3)
-
10. Cho, M., Kaczer, B., Kauerauf, T., et al: ‘Improved NBTI reliability with sub-1-nanometer EOT ZrO2 gate dielectric compared with HfO2’, IEEE Electron Dev. Lett., 2013, 34, (5), pp. 593–595 (doi: 10.1109/LED.2013.2253755).
-
4)
-
33. He, Y.: ‘Effect of variable body bias technique on pMOSFET NBTI recovery’, Electron. Lett., 2009, 45, (18), pp. 956–957 (doi: 10.1049/el.2009.0787).
-
5)
-
7. Lin, C., Lin, C.H., Li, K.H.: ‘Leakage and aging optimization using transmission gate-based technique’, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2005, 32, (1), pp. 87–99 (doi: 10.1109/TCAD.2012.2214478).
-
6)
-
31. Franco, J., Kaczer, B., Eneman, G., et al: ‘Superior NBTI reliability of SiGe channel pMOSFETs: replacement gate, FinFETs, and impact of body bias’. IEEE Int. Electron Devices Meeting (IEDM), Washington, DC, USA, 2011, . 1, pp. 18.5.1–18.5.4.
-
7)
-
36. Hamdioui, S.: ‘NBTI modeling in the framework of temperature variation’. Design, Automation Test Europe Conf. Exhibition (DATE), Dresden, Germany, 2010, pp. 283–286.
-
8)
-
22. Mishra, S., Wong, H.Y., Tiwari, R., et al: ‘TCAD-based predictive NBTI framework for sub-20-nm node device design considerations’, IEEE Trans. Electron Dev., 2016, 63, (12), pp. 4624–4631 (doi: 10.1109/TED.2016.2615163).
-
9)
-
20. Anvarifard, M.K., Orouji, A.A.: ‘Stopping electric field extension in a modified nanostructure based on SOI technology-A comprehensive numerical study’, Superlattices Microstruct., 2017, 111, pp. 206–220 (doi: 10.1016/j.spmi.2017.06.031).
-
10)
-
18. Parihar, N., Goel, N., Chaudhary, A., et al: ‘A modeling framework for NBTI degradation under dynamic voltage and frequency scaling’, IEEE Trans. Electron Dev., 2016, 63, (3), pp. 946–953 (doi: 10.1109/TED.2016.2519455).
-
11)
-
32. Mishra, R., Mitra, S., Gauthier, R., et al: ‘NBTI and concurrent HCI-NBTI degradation of 65 nm SOI PMOSFETs’. IEEE Int. SOI Conf., Indian Wells, CA, USA, 2007, pp. 81–82.
-
12)
-
21. Imenabadi, R.M., Saremi, M., Vandenberghe, W.G.: ‘A novel PNPN-like Z-shaped tunnel field-effect transistor with improved ambipolar behavior and RF performance’, IEEE Trans. Electron Dev., 2017, 64, (11), pp. 4752–4758 (doi: 10.1109/TED.2017.2755507).
-
13)
-
25. Klaassen, D.B.M.: ‘A unified mobility model for device simulation – II. Temperature dependence of carrier mobility and lifetime’, Solid-State Electron., 1992, 35, (7), pp. 961–967 (doi: 10.1016/0038-1101(92)90326-8).
-
14)
-
12. Vasileska, D., Raleva, K., Hossain, A., et al: ‘Current progress in modeling self-heating effects in FD SOI devices and nanowire transistors’, J. Comput. Electron., 2012, 11, (3), pp. 238–248 (doi: 10.1007/s10825-012-0404-0).
-
15)
-
26. Nicollian, E.H., Brews, J.R.: ‘MOS/metal oxide semiconductor/physics and technology’ (Wiley, New York, NY, USA, 1982), pp. 46–46.
-
16)
-
29. Yamamoto, T., Uwasawa, K., Mogami, T.: ‘Bias temperature instability in scaled p/sup+/polysilicon gate p-MOSFET's’, IEEE Trans. Electron Dev., 1999, 46, (5), pp. 921–926 (doi: 10.1109/16.760398).
-
17)
-
34. Lee, Y., Kim, T.: ‘A fine-grained technique of NBTI-aware voltage scaling and body biasing for standard cell based designs’. 16th Asia and South Pacific Design Automation Conf. (ASP-DAC), Yokohama, Japan, 2011, pp. 603–608.
-
18)
-
6. Chaudhary, A., Mahapatra, S.: ‘A physical and SPICE mobility degradation analysis for NBTI’, IEEE Trans. Electron Dev., 2013, 60, (7), pp. 2096–2103 (doi: 10.1109/TED.2013.2259493).
-
19)
-
17. Goel, N., Naphade, T., Mahapatra, S.: ‘Combined trap generation and transient trap occupancy model for time evolution of NBTI during DC multi-cycle and AC stress’. Proc. IEEE Int. Reliability Physics Symp., Monterey, CA, USA, 2015, pp. 4A.3.1–4A.3.7.
-
20)
-
11. Zhou, X., Qiao, M., Yang, W., et al: ‘NBTI of buried oxide layer induced degradation for thin layer SOI field pLDMOS’. 28th Int. Symp. Power Semiconductor Devices and ICs (ISPSD), Prague, Czech Republic, 2016, pp. 175–178.
-
21)
-
23. ‘ATLAS user's manual: device simulation software’ (Silvaco International, Santa Clara, CA, USA, 2014, Version 5.19.20R).
-
22)
-
4. Wang, Y., He, X.W., Shan, C.: ‘A simulation study of SOI-like bulk silicon MOSFET with improved performance’, IEEE Trans. Electron Dev., 2014, 61, (9), pp. 3339–3344 (doi: 10.1109/TED.2014.2340406).
-
23)
-
21. Fiegna, C., Yang, Y., Sangiorgi, E., et al: ‘Analysis of self-heating effects in ultrathin-body SOI MOSFETs by device simulation’, IEEE Trans. Electron Devices, 2008, 55, (1), pp. 233–244 (doi: 10.1109/TED.2007.911354).
-
24)
-
9. Mukhopadhyay, S., Goel, N., Mahapatra, S.: ‘A comparative study of NBTI and PBTI using different experimental techniques’, IEEE Trans. Electron Dev., 2016, 63, (10), pp. 4038–4045 (doi: 10.1109/TED.2016.2599854).
-
25)
-
16. Mahapatra, S., Goel, N., Desai, S., et al: ‘A comparative study of different physics-based NBTI models’, IEEE Trans. Electron Dev., 2013, 60, (3), pp. 901–916 (doi: 10.1109/TED.2013.2238237).
-
26)
-
28. Colinge, J.P.: ‘Subthreshold slope of thin-film SOI MOSFET's’, IEEE Electron Dev. Lett., 1986, 7, (4), pp. 244–246 (doi: 10.1109/EDL.1986.26359).
-
27)
-
35. Wang, Y.: ‘Effects of interface states and positive charges on NBTI in silicon-oxynitride p-MOSFETs’, IEEE Trans. Device Mater. Reliab., 2008, 8, (1), pp. 14–21 (doi: 10.1109/TDMR.2007.914015).
-
28)
-
14. Guy, O.J., Pérez-Tomás, A., Jennings, M.R., et al: ‘Investigation of Si/4H-SiC hetero-junction growth and electrical properties’, Mater. Sci. Forum, 2009, 615, pp. 443–446 (doi: 10.4028/www.scientific.net/MSF.615-617.443).
-
29)
-
15. Pérez-Tomás, A., Jennings, M.R., Davis, M., et al: ‘Characterization and modeling of n-n Si∕ Si C heterojunction diodes’, J. Appl. Phys., 2007, 102, (1), p. 014505 (doi: 10.1063/1.2752148).
-
30)
-
5. Wang, Y., He, X.W., Shan, C.: ‘A simulation study of hot carrier effects in SOI-like bulk silicon nMOS device’, IEEE Trans. Electron Dev., 2015, 62, (1), pp. 23–27 (doi: 10.1109/TED.2014.2368120).
-
31)
-
13. Li, J.J., Jia, S.L., Du, X.W., et al: ‘Preparation and annealing effect on photoluminescent properties of Si/SiC thin films by alternate sputtering’, Surf. Coat. Technol., 2007, 201, (9), pp. 5408–5411 (doi: 10.1016/j.surfcoat.2006.07.048).
-
32)
-
3. Mao, B.Y., Chen, C.E., Pollack, G., et al: ‘Total dose hardening of buried insulator in implanted silicon-on-insulator structures’, IEEE Trans. Nucl. Sci., 1987, 34, (6), pp. 1692–1697 (doi: 10.1109/TNS.1987.4337538).
-
33)
-
8. Ma, C., Li, X., Sun, F., et al: ‘Investigation of the NBTI induced mobility degradation for precise circuit aging simulation’. 2016 IEEE Int. Nanoelectronics Conf. (INEC), Chengdu, China, 2016, pp. 1–2.
-
34)
-
2. Lee, J.W., Kim, H.K., Lee, W.H., et al: ‘Hot-carrier degradation behavior of thin-film SOI nMOSFET with isolation scheme and buried oxide thickness’, IEEE Trans. Electron Dev., 2000, 47, (5), pp. 1013–1017 (doi: 10.1109/16.841235).
-
35)
-
27. Pérez-Tomás, A., Lodzinski, M., Guy, O.J., et al: ‘Si/SiC bonded wafer: a route to carbon free SiO2 on SiC’, Appl. Phys. Lett., 2009, 94, (10), p. 103510 (doi: 10.1063/1.3099018).
-
36)
-
24. Klaassen, D.B.M.: ‘A unified mobility model for device simulation – I. Model equations and concentration dependence’, Solid-State Electron., 1992, 35, (7), pp. 953–959 (doi: 10.1016/0038-1101(92)90325-7).
http://iet.metastore.ingenta.com/content/journals/10.1049/mnl.2018.0012
Related content
content/journals/10.1049/mnl.2018.0012
pub_keyword,iet_inspecKeyword,pub_concept
6
6