Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Negative bias temperature instability in SOI-like p-type metal oxide semiconductor devices

A silicon on insulator (SOI)-like bulk silicon (SLBS) MOSFET has been recently reported. An ‘n/p-/n+’ structure was contained in SLBS P Metal Oxide Semiconductor (PMOS) device, with ‘p-’ is made of 4H-SiC. This p-layer is fully depleted. In this work, negative bias temperature instability (NBTI) of SLBS pMOSFET is studied and compared with that in bulk and Fully Depleted (FD) SOI PMOSFET. The effects of stress temperature and body bias on NBTI of SLBS device are also be studied in this work. The work demonstrates an advantage of SLBS over bulk and FD SOI devices.

References

    1. 1)
      • 30. Liu, S.T., Ioannou, D.E., Ioannou, D.P., et al: ‘NBTI in SOI p-channel MOS field effect transistors’. IEEE Int. Integrated Reliability Workshop, S. Lake Tahoe, CA, USA, 2005, vol. 68, pp. 869876.
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
      • 31. Franco, J., Kaczer, B., Eneman, G., et al: ‘Superior NBTI reliability of SiGe channel pMOSFETs: replacement gate, FinFETs, and impact of body bias’. IEEE Int. Electron Devices Meeting (IEDM), Washington, DC, USA, 2011, vol. 326, no. 1, pp. 18.5.118.5.4.
    7. 7)
      • 36. Hamdioui, S.: ‘NBTI modeling in the framework of temperature variation’. Design, Automation Test Europe Conf. Exhibition (DATE), Dresden, Germany, 2010, pp. 283286.
    8. 8)
    9. 9)
    10. 10)
    11. 11)
      • 32. Mishra, R., Mitra, S., Gauthier, R., et al: ‘NBTI and concurrent HCI-NBTI degradation of 65 nm SOI PMOSFETs’. IEEE Int. SOI Conf., Indian Wells, CA, USA, 2007, pp. 8182.
    12. 12)
    13. 13)
    14. 14)
    15. 15)
      • 26. Nicollian, E.H., Brews, J.R.: ‘MOS/metal oxide semiconductor/physics and technology’ (Wiley, New York, NY, USA, 1982), pp. 4646.
    16. 16)
    17. 17)
      • 34. Lee, Y., Kim, T.: ‘A fine-grained technique of NBTI-aware voltage scaling and body biasing for standard cell based designs’. 16th Asia and South Pacific Design Automation Conf. (ASP-DAC), Yokohama, Japan, 2011, pp. 603608.
    18. 18)
    19. 19)
      • 17. Goel, N., Naphade, T., Mahapatra, S.: ‘Combined trap generation and transient trap occupancy model for time evolution of NBTI during DC multi-cycle and AC stress’. Proc. IEEE Int. Reliability Physics Symp., Monterey, CA, USA, 2015, pp. 4A.3.14A.3.7.
    20. 20)
      • 11. Zhou, X., Qiao, M., Yang, W., et al: ‘NBTI of buried oxide layer induced degradation for thin layer SOI field pLDMOS’. 28th Int. Symp. Power Semiconductor Devices and ICs (ISPSD), Prague, Czech Republic, 2016, pp. 175178.
    21. 21)
      • 23. ATLAS user's manual: device simulation software’ (Silvaco International, Santa Clara, CA, USA, 2014, Version 5.19.20R).
    22. 22)
    23. 23)
    24. 24)
    25. 25)
    26. 26)
    27. 27)
    28. 28)
    29. 29)
    30. 30)
    31. 31)
    32. 32)
    33. 33)
      • 8. Ma, C., Li, X., Sun, F., et al: ‘Investigation of the NBTI induced mobility degradation for precise circuit aging simulation’. 2016 IEEE Int. Nanoelectronics Conf. (INEC), Chengdu, China, 2016, pp. 12.
    34. 34)
    35. 35)
    36. 36)
http://iet.metastore.ingenta.com/content/journals/10.1049/mnl.2018.0012
Loading

Related content

content/journals/10.1049/mnl.2018.0012
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address