Performance investigation of a semi-junctionless type II heterojunction tunnel field effect transistor in nanoscale regime

Zahra Ahangari

Performance investigation of a semi-junctionless type II heterojunction tunnel field effect transistor in nanoscale regime

View Fulltext

Author(s): Zahra Ahangari¹
- Affiliations: 1: Young Researchers and Elite Club, Yadegar-e-Imam Khomeini (RAH) Shahre-Rey Branch, Islamic Azad University , Tehran 1815163111 , Iran
Source: Volume 13, Issue 8, August 2018, p. 1165 – 1169
DOI: 10.1049/mnl.2017.0877 , Online ISSN 1750-0443

Received 12/12/2017, Accepted 23/04/2018, Revised 22/03/2018, Published 01/08/2018

In this work, the electrical characteristics and impact of physical and structural parameters on the performance of a novel heterojunction GaAs_0.1Sb_0.9-InAs semi-junctionless tunnel field effect transistor (SJTFET) is demonstrated. Unlike the conventional p-i-n tunnel field effect transistor, the n-channel SJTFET is a p⁺-p⁺-n structure having similar doping profile for the source and channel regions. First, all the structural and physical parameters are set to their initial values, and then, one parameter is varied to investigate its variation effect on the performance of SJTFET. Standard deviation and mean value of subthreshold swing, off-state and on-state current manifests that the performance of SJTFET is more sensitive to the gate workfunction, source–channel doping density and gate oxide thickness, respectively, in comparison with other structural parameters. The two-dimensional variation matrix of off-state current, on-state current and threshold voltage is calculated as a function of gate workfunction and source–channel p⁺ doping density for determining an optimum value for the source–channel doping concentration and gate workfunction. Due to the n-p⁺ drain–channel junction, the tunnel barrier in the off-state mode can be increased into the drain region, providing low off-state current in the ultra-scaled device and makes this device become less sensitive to short channel effects.

References

1. 1)
  - 8. Wang, H., Han, G., Liu, Y., et al: ‘Theoretical investigation of performance enhancement in GeSn/SiGeSn type-II staggered heterojunction tunneling FET’, IEEE Trans. Electron Devices, 2016, 63, (1), pp. 303–310 (doi: 10.1109/TED.2015.2503385).
2. 2)
  - 7. Wang, Y., Liu, Y., Han, G., et al: ‘Theoretical investigation of GaAsBi/GaAsN tunneling field-effect transistors with type-II staggered tunneling junction’, Superlattices Microstruct., 2017, 106, pp. 139–146 (doi: 10.1016/j.spmi.2017.03.048).
3. 3)
  - 10. ‘ATLAS user manual 2010’ (Silvaco International, Santa Clara, CA, USA, 2010, 5th edn).
4. 4)
  - 6. Shih, C.H., Van Kien, N.: ‘Sub-10-nm asymmetric junctionless tunnel field-effect transistors’, IEEE J. Electron Devices Soc., 2014, 2, (5), pp. 128–132 (doi: 10.1109/JEDS.2014.2330501).
5. 5)
  - 2. Madan, J., Chaujar, R.: ‘Numerical simulation of N+ source pocket PIN-GAA-tunnel FET impact of interface trap charges and temperature’, IEEE Trans. Electron Devices, 2017, 64, (4), pp. 1482–1488 (doi: 10.1109/TED.2017.2670603).
6. 6)
  - 5. Lee, W.J., Kwon, H.T., Wee, D.H., et al: ‘Tunnel fin field-effect transistor with epitaxial silicon and asymmetric gate’, J. Nanosci. Nanotechnol., 2017, 17, (10), pp. 7087–7092 (doi: 10.1166/jnn.2017.14722).
7. 7)
  - 8. Ghosh, B., Akram, M.W.: ‘Junctionless tunnel field effect transistor’, IEEE Electron Device Lett. , 2013, 34, (5), pp. 584–586 (doi: 10.1109/LED.2013.2253752).
8. 8)
  - 11. Kurniawan, E.D., Yang, S.Y., Thirunavukkarasu, V., et al: ‘Analysis of Ge-Si heterojunction nanowire tunnel FET: impact of tunneling window of band-to-band tunneling model’, J. Electrochem. Soc., 2017, 164, (11), pp. E3354–E3358 (doi: 10.1149/2.0371711jes).
9. 9)
  - 3. Ionescu, A., Riel, M.: ‘Tunnel field-effect transistors as energy-efficient electronic switches’, Nature Publishing, 2011, 479, pp. 329–337 (doi: 10.1038/nature10679).
10. 10)
  - 10. Ahish, S., Sharma, D., Kumar, Y.B.N., et al: ‘Performance enhancement of novel InAs/Si hetero double-gate tunnel FET using Gaussian doping’, IEEE Trans. Electron Devices, 2016, 63, (1), pp. 288–295 (doi: 10.1109/TED.2015.2503141).
11. 11)
  - 4. Choi, W.Y.: ‘Effects of drain bias on the statistical variation of double-gate tunnel field-effect transistors’, Jpn. J. Appl. Phys., 2107, 56, (4S), p. 04CD01 (doi: 10.7567/JJAP.56.04CD01).
12. 12)
  - 9. Wang, H., Han, G., Wang, Y., et al: ‘Theoretical calculation of performance enhancement in lattice-matched SiGeSn/GeSn p-channel tunneling field-effect transistor with type-II staggered tunneling junction’, Jpn. J. Appl. Phys., 2016, 55, (4S), p. 04ED13 (doi: 10.7567/JJAP.55.04ED13).

Login

Not registered yet?

Share

Tools

Login to add to favourites

Key

Performance investigation of a semi-junctionless type II heterojunction tunnel field effect transistor in nanoscale regime

References

Related content