© The Institution of Engineering and Technology
This work deals with a distinct concept to realise the junction-less tunnel field effect transistor (JL TFET) by creating the plasma of charges. The crux of this study is to reduce ambipolar conduction and to improve high-frequency figure of merits. To construct a JL TFET, initially silicon film is considered and then metal electrodes are used to form drain and channel region. The drain electrode is separated into two sections and the work function of section adjacent to channel is selected higher than the other section. This provides a non-uniform doping profile in the drain region creating large barrier at the drain/channel junction to prevent the ambipolar conduction. Ambipolarity is reduced to from at . The selection of work function and length of drain electrode adjunct to channel is crucial for optimising device performance. This optimisation provides information that work function >4.0 eV and length = 10 nm completely suppresses the ambipolarity which is around with little degradation in ON-current. The high work function for the section of drain electrode adjunct to channel provides lower gate-to-drain capacitance () and superior high-frequency responses. Furthermore, performance assessment at circuit level is done by implementing primary digital circuits as inverter and NAND logic with lookup table based Verilog-A model.
References
-
-
1)
-
23. Ahish, S., Sharma, D., Vasantha, M.H., et al: ‘Device and circuit level performance analysis of novel InAs/Si heterojunction double gate tunnel field-effect transistor’, Superlattices Microstruct., 2016, 94, pp. 119–130 (doi: 10.1016/j.spmi.2016.04.008).
-
2)
-
3. Ionescu, A., Riel, M.: ‘Tunnel field-effect transistors as energy-efficient electronic switches’, Nature Publishing, 2011, 479, pp. 329–337 (doi: 10.1038/nature10679).
-
3)
-
17. Ranade, P., Takeuchi, H., King, T.-J., et al: ‘Work function engineering of molybdenum gate electrodes by nitrogen implantation’, Electrochem. Solid State Lett., 2001, 4, (11), pp. G85–G87 (doi: 10.1149/1.1402497).
-
4)
-
12. Kumar, M.J., Sharma, S.: ‘GaAs tunnel diode with electrostatically doped region: proposal and analysis’, IEEE Trans. Electron Devices, 2015, 62, (10), pp. 3445–3448 (doi: 10.1109/TED.2015.2463117).
-
5)
-
3. Boucart, K., Ionescu, A.M.: ‘Double-gate tunnel FET with high-k gate dielectric’, IEEE Trans. Electron Devices, 2007, 54, (7), pp. 1725–1733 (doi: 10.1109/TED.2007.899389).
-
6)
-
26. Chen, Y.N., Fan, M.L., Hu, V.P.H., et al: ‘Designn and analysis of robust tunneling FET SRAM’, IEEE Trans. Electron Devices, 2013, 60, (3), pp. 1092–1098 (doi: 10.1109/TED.2013.2239297).
-
7)
-
22. Saripalli, V., Sun, G., Mishra, A., et al: ‘Exploiting heterogeneity for energy efficiency in chip multiprocessors’, IEEE J. Emerg. Sel. Top. Circuits Syst., 2011, 1, (2), pp. 109–119 (doi: 10.1109/JETCAS.2011.2158343).
-
8)
-
7. Kumar, M.J., Janardhanan, S.: ‘Doping-less tunnel field effect transistor: design and investigation’, IEEE Trans. Electron Devices, 2013, 60, (10), pp. 3285–3290 (doi: 10.1109/TED.2013.2276888).
-
9)
-
9. Bashir, F., Loan, S.A., Rafat, M., et al: ‘A high performance gate engineered charge plasma based tunnel field effect transistor’, J. Comput. Electron., 2015, 14, pp. 477–485 (doi: 10.1007/s10825-015-0665-5).
-
10)
-
18. Lee, C.W., Afzalian, A., Akhavan, N.D., et al: ‘Junctionless multigate field-effect transistor’, Appl. Phys. Lett., 2009, 94, (5), pp. 053511–053512 (doi: 10.1063/1.3079411).
-
11)
-
7. Gundapaneni, S., Bajaj, M., Pandey, R.K., et al: ‘Effect of band-to-band tunnelling on junctionless transistors’, IEEE Trans. Electron Devices, 2012, 59, (4), pp. 1023–1029 (doi: 10.1109/TED.2012.2185800).
-
12)
-
20. Schenk, A.: ‘A model for the field and temperature dependence of SRH lifetimes in silicon’, Solid State Electron., 1992, 35, (11), pp. 1585–1596 (doi: 10.1016/0038-1101(92)90184-E).
-
13)
-
10. Ram, M.S., Abdi, D.B.: ‘Dopingless PNPN tunnel FET with improved performance: design and analysis’, Superlattices Microstruct., 2015, 82, pp. 430–437 (doi: 10.1016/j.spmi.2015.02.024).
-
14)
-
4. Zhang, Q., Zhao, W., Seabaugh, A.: ‘Low-subthreshold-swing tunnel transistors’, IEEE Trans. Electron Device Lett., 2006, 27, (4), pp. 297–300 (doi: 10.1109/LED.2006.871855).
-
15)
-
1. Colinge, P.J., Lee, W.C., Afzalian, A., et al: ‘Nanowire transistors without junctions’, Nat. Nanotechnol., 2010, 5, pp. 225–229 (doi: 10.1038/nnano.2010.15).
-
16)
-
27. Lanuzza, M., Strangio, S., Crupi, F., et al: ‘Mixed tunnel-FET/MOSFET level shifters: a new proposal to extend the tunnel-FET application domain’, IEEE Trans. Electron Devices, 2015, 62, (12), pp. 3973–3979 (doi: 10.1109/TED.2015.2494845).
-
17)
-
14. Agopian, P.G.D., Martino, M.D.V., Filho, S.G.D.S., et al: ‘Temperature impact on the tunnel FET off-state current components’, Solid State Electron., 2012, 78, (10), pp. 141–146 (doi: 10.1016/j.sse.2012.05.053).
-
18)
-
2. Seabaugh, A.C., Zhang, Q.: ‘Low-voltage tunnel transistors for beyond CMOS logic’, Proc. IEEE, 2010, 98, (12), pp. 2095–110 (doi: 10.1109/JPROC.2010.2070470).
-
19)
-
27. Chang, M.F., Yang, S.M., Chen, K.T.: ‘Wide VDD embedded asynchronous SRAM with dual-mode self-timed technique for dynamic voltage systems’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2013, 56, pp. 20–24.
-
20)
-
19. Silvaco Int.: ‘ATLAS device simulation software’ (Santa Clara, CA, USA, 2014).
-
21)
-
16. Kondekar, P.N., Nigam, K., Pandey, S., et al: ‘Design and analysis of polarity controlled electrically doped tunnel FET with bandgap engineering for analog/RF applications’, IEEE Trans. Electron Devices, 2016, 64, (2), pp. 412–418 (doi: 10.1109/TED.2016.2637638).
-
22)
-
8. Ghosh, B., Akram, M.W.: ‘Junctionless tunnel field effect transistor’, IEEE Electron Device Lett. , 2013, 34, (5), pp. 584–586 (doi: 10.1109/LED.2013.2253752).
-
23)
-
6. Vijayvargiya, V., Vishvakarma, S.K.: ‘Effect of drain doping profile on double-gate tunnel field-effect transistor and its influence on device RF performance’, IEEE Trans. Nanotechnol., 2014, 13, (5), pp. 974–981 (doi: 10.1109/TNANO.2014.2336812).
-
24)
-
24. Strangio, S., Palestri, P., Lanuzza, M., et al: ‘Assessment of InAs/AlGaSb tunnel-FET virtual technology platform for low-power digital circuits’, IEEE Trans. Electron Devices, 2016, 63, (7), pp. 2749–2756 (doi: 10.1109/TED.2016.2566614).
-
25)
-
5. Rajasekharan, B., Salm, C., Hueting, R.J.E., Hoang, T., Schmitz, J.: ‘The charge plasma p–n diode’, IEEE Electron Device Lett., 2008, 29, (12), pp. 1367–1369 (doi: 10.1109/LED.2008.2006864).
-
26)
-
21. Hansch, W., Vogelsang, T., Kirchner, R., et al: ‘Carrier transport near the Si/SiO2 interface of a MOSFET’, Solid State Electron., 1989, 32, (10), pp. 839–849 (doi: 10.1016/0038-1101(89)90060-9).
-
27)
-
1. Choi, W.Y., Park, B.G., Lee, J.D., Liu, T.J.K.: ‘Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec’, IEEE Electron Device Lett., 2007, 28, (8), pp. 743–745 (doi: 10.1109/LED.2007.901273).
http://iet.metastore.ingenta.com/content/journals/10.1049/mnl.2017.0197
Related content
content/journals/10.1049/mnl.2017.0197
pub_keyword,iet_inspecKeyword,pub_concept
6
6