http://iet.metastore.ingenta.com
1887

Junction-less charge plasma TFET with dual drain work functionality for suppressing ambipolar nature and improving radio-frequency performance

Junction-less charge plasma TFET with dual drain work functionality for suppressing ambipolar nature and improving radio-frequency performance

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Micro & Nano Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This work deals with a distinct concept to realise the junction-less tunnel field effect transistor (JL TFET) by creating the plasma of charges. The crux of this study is to reduce ambipolar conduction and to improve high-frequency figure of merits. To construct a JL TFET, initially silicon film is considered and then metal electrodes are used to form drain and channel region. The drain electrode is separated into two sections and the work function of section adjacent to channel is selected higher than the other section. This provides a non-uniform doping profile in the drain region creating large barrier at the drain/channel junction to prevent the ambipolar conduction. Ambipolarity is reduced to from at . The selection of work function and length of drain electrode adjunct to channel is crucial for optimising device performance. This optimisation provides information that work function >4.0 eV and length = 10 nm completely suppresses the ambipolarity which is around with little degradation in ON-current. The high work function for the section of drain electrode adjunct to channel provides lower gate-to-drain capacitance () and superior high-frequency responses. Furthermore, performance assessment at circuit level is done by implementing primary digital circuits as inverter and NAND logic with lookup table based Verilog-A model.

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
    13. 13)
    14. 14)
    15. 15)
    16. 16)
    17. 17)
    18. 18)
    19. 19)
      • 19. Silvaco Int.: ‘ATLAS device simulation software’ (Santa Clara, CA, USA, 2014).
    20. 20)
    21. 21)
    22. 22)
    23. 23)
    24. 24)
    25. 25)
    26. 26)
    27. 27)
      • 27. Chang, M.F., Yang, S.M., Chen, K.T.: ‘Wide VDD embedded asynchronous SRAM with dual-mode self-timed technique for dynamic voltage systems’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2013, 56, pp. 2024.
http://iet.metastore.ingenta.com/content/journals/10.1049/mnl.2017.0197
Loading

Related content

content/journals/10.1049/mnl.2017.0197
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address