© The Institution of Engineering and Technology
The charge plasma-based tunnel field-effect transistor (TFET) has been seen as the potential candidate to replace the conventional TFET as it offers fabrication simplicity and its proficiency to be used for ultra-low-power applications. A charge plasma TFET (CPTFET) with hetero materials for enhancement of device performance is presented. For this, a narrow bandgap material (InAs) is used instead of silicon in source region for reducing the lateral tunnelling distance at the source/channel interface. The reduced tunnelling width at the source/channel junction enables higher band-to-band tunnelling generation rate, thus the device offers higher ON-state current. In this context, a comparative study of CPTFET and hetero junction charge plasma TFET (H-CPTFET) has been performed in terms of transfer characteristic (I ds–V gs), transconductance (g m ), gate-to-drain capacitance (C gd), cut-off frequency (f T) and gain-bandwidth product. In addition to this, the effect of variation in channel length (L g) and drain to source voltage (V ds) on the DC and analogue/radio frequency performance of H-CPTFET is also analysed.
References
-
-
1)
-
22. Nigam, K., Kondekar, P., Sharma, D.: ‘High frequency performance of dual metal gate vertical tunnel field effect transistor based on work function engineering’, IET Micro Nano Lett., 2016, 11, (6), pp. 319–322 (doi: 10.1049/mnl.2015.0526).
-
2)
-
14. Damrongplasit, N., Shin, C., Kim, S.H., et al: ‘Study of random dopant fluctuation effects in germanium-source tunnel FETs’, IEEE Trans. Electron Dev., 2011, 58, (10), pp. 3541–3548 (doi: 10.1109/TED.2011.2161990).
-
3)
-
5. Young, K.K.: ‘Short-channel effect in fully depleted SOI MOSFETs’, IEEE Trans. Electron Dev., 1989, 36, (2), pp. 399–402 (doi: 10.1109/16.19942).
-
4)
-
19. ‘ATLAS device simulation software’ (Silvaco International, Santa Clara, CA, 2012).
-
5)
-
6. Colinge, J.P.: ‘FinFETs and other multi-transistors’ (Springer, 2008).
-
6)
-
31. Mookerjea, S., Krishnan, R., Datta, S., et al: ‘On enhanced miller capacitance in interband tunnel transistors’, IEEE Electr. Dev. Lett., 2009, 30, (10), pp. 1102–1104 (doi: 10.1109/LED.2009.2028907).
-
7)
-
4. Bangsaruntip, S., Cohen, G.M., Majumdar, A., et al: ‘Universality of short-channel effects in undoped-body silicon nanowire MOSFETs’, IEEE Electron Dev. Lett., 2010, 31, (9), pp. 903–905 (doi: 10.1109/LED.2010.2052231).
-
8)
-
12. Raad, B.R., Sharma, D., Kondekar, P., et al: ‘Drain work function engineered doping-less charge plasma TFET for ambipolar suppression and RF performance improvement: A proposal, design, and investigation’, IEEE Trans. Electron Dev., 2016, 63, (10), pp. 3950–3957 (doi: 10.1109/TED.2016.2600621).
-
9)
-
15. Damrongplasit, N., Kim, S.H., Liu, T.-J.K.: ‘Study of random dopant fluctuation induced variability in the raised-Ge-source TFET’, IEEE Electron Device Lett., 2013, 34, (2), pp. 184–186 (doi: 10.1109/LED.2012.2235404).
-
10)
-
16. Kim, S.H., Agarwal, S., Jacobson, Z.A., et al: ‘Tunnel field effect transistor with raised germanium source’, IEEE Electron Device Lett., 2010, 31, (10), pp. 1107–1109 (doi: 10.1109/LED.2010.2061214).
-
11)
-
21. Royer, C.L., Mayer, F.: ‘Exhaustive experimental study of tunnel field effect transistors (TFETs): from materials to architecture’. 10th Inter. Conf. on Ultimate Integration of Silicon, 2009, pp. 53–56.
-
12)
-
24. Nigam, K., Kondekar, P., Sharma, D.: ‘DC characteristics and analog/RF performance of novel polarity control GaAs-Ge based tunnel field effect transistor’, Superlattices Microstruct., 2016, 92, pp. 224–231 (doi: 10.1016/j.spmi.2016.01.032).
-
13)
-
10. Leonelli, D., Vandooren, A., Rooyackers, R., et al: ‘Optimization of tunnel FETs: impact of gate oxide thickness, implantation and annealing conditions’. Proc. ESSDERC, September 2010, pp. 170–173.
-
14)
-
17. Yang, Y., Xin Tong, T., Yang, L.T., et al: ‘Tunneling field-effect transistor: capacitance components and modeling’, IEEE Electron Device Lett., 2010, 31, (7), pp. 752–754 (doi: 10.1109/LED.2010.2047240).
-
15)
-
3. Boucart, K., Ionescu, A.M.: ‘Double-gate tunnel FET with high-k gate dielectric’, IEEE Trans. Electron Devices, 2007, 54, (7), pp. 1725–1733 (doi: 10.1109/TED.2007.899389).
-
16)
-
17)
-
17. Luisier, M., Klimeck, G.: ‘Atomistic full-band design study of InAs band-to-band tunneling field-effect transistors’, IEEE Electron Device Lett., 2009, 30, (6), pp. 602–604 (doi: 10.1109/LED.2009.2020442).
-
18)
-
1. Liu, H., Datta, S., Narayanan, V.: ‘Steep switching tunnel FET:A promise to extend the energy efficient roadmap for post-CMOS digital and analog/RF applications’. Proc. ISLPED., October 2013, pp. 145–150.
-
19)
-
8. Narenda, S.G.: ‘Challenges and design choices in nano scale CMOS’, ACM J. Emerg. Technol. Comput. Syst., 2005, 1, (1), pp. 7–49 (doi: 10.1145/1063803.1063805).
-
20)
-
25. Mallik, A., Chattopadhyay, A.: ‘Drain-dependence of tunnel fieldeffect transistor characteristics: the role of the channel’, IEEE Trans. Electron Dev., 2011, 58, (12), pp. 4250–4257 (doi: 10.1109/TED.2011.2169416).
-
21)
-
10. Ahish, S., Sharma, D., Kumar, Y.B.N., et al: ‘Performance enhancement of novel InAs/Si hetero double-gate tunnel FET using Gaussian doping’, IEEE Trans. Electron Devices, 2016, 63, (1), pp. 288–295 (doi: 10.1109/TED.2015.2503141).
-
22)
-
7. Kumar, M.J., Janardhanan, S.: ‘Doping-less tunnel field effect transistor: design and investigation’, IEEE Trans. Electron Devices, 2013, 60, (10), pp. 3285–3290 (doi: 10.1109/TED.2013.2276888).
-
23)
-
25. Shockley, W., Read, W.T.: ‘Statistics of the recombination of holes and electrons’, Phys. Rev., 1952, 87, pp. 835–842 (doi: 10.1103/PhysRev.87.835).
-
24)
-
2. Sakurai, T.: ‘Tunnel perspectives of low-power VLSIs’, IEICE Trans. Electron, 2004, E87-C, (4), pp. 429–436.
-
25)
-
11. Jhaveri, R., Nagavarapu, N.V., Woo, J.C.S.: ‘Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor’, IEEE Trans. Electron Devices, 2011, 58, (1), pp. 80–86 (doi: 10.1109/TED.2010.2089525).
-
26)
-
13. Yadav, D.S., Raad, B.R., Sharma, D.: ‘A novel gate and drain engineered charge plasma tunnel field-effect transistor for low sub-threshold swing and ambipolar nature’, Superlattices Microstruct., 2016, 100, pp. 266–273 (doi: 10.1016/j.spmi.2016.09.029).
http://iet.metastore.ingenta.com/content/journals/10.1049/mnl.2016.0688
Related content
content/journals/10.1049/mnl.2016.0688
pub_keyword,iet_inspecKeyword,pub_concept
6
6