Performance investigation of hetero material (InAs/Si)-based charge plasma TFET

Performance investigation of hetero material (InAs/Si)-based charge plasma TFET

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Micro & Nano Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The charge plasma-based tunnel field-effect transistor (TFET) has been seen as the potential candidate to replace the conventional TFET as it offers fabrication simplicity and its proficiency to be used for ultra-low-power applications. A charge plasma TFET (CPTFET) with hetero materials for enhancement of device performance is presented. For this, a narrow bandgap material (InAs) is used instead of silicon in source region for reducing the lateral tunnelling distance at the source/channel interface. The reduced tunnelling width at the source/channel junction enables higher band-to-band tunnelling generation rate, thus the device offers higher ON-state current. In this context, a comparative study of CPTFET and hetero junction charge plasma TFET (H-CPTFET) has been performed in terms of transfer characteristic (I dsV gs), transconductance (g m ), gate-to-drain capacitance (C gd), cut-off frequency (f T) and gain-bandwidth product. In addition to this, the effect of variation in channel length (L g) and drain to source voltage (V ds) on the DC and analogue/radio frequency performance of H-CPTFET is also analysed.


    1. 1)
      • 1. Liu, H., Datta, S., Narayanan, V.: ‘Steep switching tunnel FET:A promise to extend the energy efficient roadmap for post-CMOS digital and analog/RF applications’. Proc. ISLPED., October 2013, pp. 145150.
    2. 2)
      • 2. Sakurai, T.: ‘Tunnel perspectives of low-power VLSIs’, IEICE Trans. Electron, 2004, E87-C, (4), pp. 429436.
    3. 3)
      • 3. The international technology roadmap for semiconductors,
    4. 4)
    5. 5)
    6. 6)
      • 6. Colinge, J.P.: ‘FinFETs and other multi-transistors’ (Springer, 2008).
    7. 7)
    8. 8)
    9. 9)
    10. 10)
      • 10. Leonelli, D., Vandooren, A., Rooyackers, R., et al: ‘Optimization of tunnel FETs: impact of gate oxide thickness, implantation and annealing conditions’. Proc. ESSDERC, September 2010, pp. 170173.
    11. 11)
    12. 12)
    13. 13)
    14. 14)
    15. 15)
    16. 16)
    17. 17)
    18. 18)
    19. 19)
      • 19. ATLAS device simulation software’ (Silvaco International, Santa Clara, CA, 2012).
    20. 20)
    21. 21)
      • 21. Royer, C.L., Mayer, F.: ‘Exhaustive experimental study of tunnel field effect transistors (TFETs): from materials to architecture’. 10th Inter. Conf. on Ultimate Integration of Silicon, 2009, pp. 5356.
    22. 22)
    23. 23)
    24. 24)
    25. 25)
    26. 26)

Related content

This is a required field
Please enter a valid email address