References

• 1. 1)
     • 15. Bez, R., Camerlenghi, E., Modelli, A., et al: ‘Introduction to flash memory’, Proc. IEEE, 2003, 91, (4), pp. 489–502 (doi: 10.1109/JPROC.2003.811702).
  2. 2)
     • 1. Hwang, J., Seo, J., Lee, Y., et al: ‘A middle-1X nm NAND ash memory cell (MIX-NAND) with highly manufacturable integration technologies’, Int. Electron Device Meeting, 2011, pp. 9.1.1–9.1.4.
  3. 3)
     • 14. Colinge, J.P.: ‘Junctionless transistor’. IEEE Int. Meeting for Future of Electron Device, 2012, pp. 1–2.
  4. 4)
     • 8. Kim, J., Hong, A.J., Kim, S.M., et al: ‘Novel vertical-stacked-array transistor (VSAT) for ultra-high-density and cost-eective NAND Flash memory devices and SSD’, VLSI Symp. Tech. Dig., 2009, pp. 186–187.
  5. 5)
     • 10. Gupta, D., Vishvakarma, S.K.: ‘Improved short channel characteristics with long data retention time in extreme short channel flash memory devices’, IEEE Trans. Electron Device, 2016, 63, (2), pp. 668–674 (doi: 10.1109/TED.2015.2510018).
  6. 6)
     • 13. Hsiao, Y.H., Lue, H.T., Hsieh, K.Y., et al: ‘Modelling and scaling evaluation of junction-free charge trapping NAND ash devices’, Int. Symp. on VLSI Technology, System App., 2009, pp. 103–104.
  7. 7)
     • 3. Eitan, B., Pavan, P., Bloom, I., et al: ‘Can NROM, a 2 bit trapping storage NVM cell, give a real challenge to oating gate cells?’, Proc. Solid State Devices Materials, 1999, pp. 522–524.
  8. 8)
     • 6. Gupta, D., Vishvakarma, S.K.: ‘Impact of LDD depth variation on the performance characteristics of SONOS NAND flash device’, IEEE Trans. Device Mater. Reliab., 2016(Available Online).
  9. 9)
     • 16. Song, Y., Li, X., et al: ‘Scaling junctionless multigate eld-eect transistors by step- doping’, Appl. Phys. Lett., 2014, 105, p. 223506 (doi: 10.1063/1.4902864).
  10. 10)
      • 17. Gundapaneni, S., Ganguly, S., Kottantharayil, A., et al: ‘Bulk planer junctionless tran-sistor (BPJLT): An attractive device alternative for scaling’, IEEE Elec. Dev. Lett., 2011, 32, (3), pp. 261–263 (doi: 10.1109/LED.2010.2099204).
  11. 11)
      • 12. Lue, H.T., Lai, E.K., Hsiao, Y.H., et al: ‘A noval junction-free BE-SONOS NAND ash’, Symp. on VLSI Technology, 2008, pp. 140–141.
  12. 12)
      • 11. Hsiao, Y.H., Lue, H.T., Chen, W.C., et al: ‘The impact of VPASS interference on Charging-Trapping NAND ash memory devices’, IEEE Trans. Device Mater. Reliab., 2015, 15, (2), pp. 136–141 (doi: 10.1109/TDMR.2015.2398193).
  13. 13)
      • 7. Fukuzumi, Y., Matsuoka, Y., Kito, M., et al: ‘Optimal integration and characteristics of vertical array devices for ultra-high density, bit-cost scalable Flash memory’, Int. Electron Device Meeting, 2007, pp. 449–452.
  14. 14)
      • 4. White, M.H., Yang, Y., Purwar, A., et al: ‘A low voltage SONOS nonvolatile semicon-ductor memory technology’, IEEE Trans. on Comp., Pakaging Manuf. Technol.- A, 1997, 20, (2), pp. 190–195 (doi: 10.1109/95.588573).
  15. 15)
      • 9. Jang, J., Kim, H.S., Cho, W., et al: ‘Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND Flash memory’, VLSI Symp. Tech. Dig., 2009, pp. 192–193.
  16. 16)
      • 5. White, M.H., Adams, D.A., Bu, J.: ‘On the go with SONOS’, IEEE Circuits Dev. Mag., 2000, 16, (4), pp. 22–31 (doi: 10.1109/101.857747).
  17. 17)
      • 15. Hsiao, Y.H., Lue, H.T., Hsieh, K.Y., et al: ‘A study of stored charge interference and fringing eld eects in sub-30nm charge trapping NAND ash’, IEEE Int. Memory Workshop, 2009, pp. 1–2.