References

• 1. 1)
     • 6. Vijayvargiya, V., Vishvakarma, S.K.: ‘Effect of drain doping profile on double-gate tunnel field-effect transistor and its influence on device RF performance’, IEEE Trans. Nanotechnol., 2014, 13, (5), pp. 974–981 (doi: 10.1109/TNANO.2014.2336812).
  2. 2)
     • 3. Ionescu, A., Riel, M.: ‘Tunnel field-effect transistors as energy-efficient electronic switches’, Nature Publishing, 2011, 479, pp. 329–337 (doi: 10.1038/nature10679).
  3. 3)
     • 3. Lee, J.S., Choi, Y., Kang, M.: ‘Characteristics of gate-all-around hetero-gate-dielectric tunneling field-effect transistors’, Jpn. J. Appl. Phys., 2012, 51, pp. 06FE03-1–06FE03-5.
  4. 4)
     • 2. Choi, W.Y., Lee, W.: ‘Hetero-gate-dielectric tunneling field effect transistors’, IEEE Trans. Electron Devices, 2010, 57, (9), pp. 2317–2319 (doi: 10.1109/TED.2010.2052167).
  5. 5)
     • 3. Boucart, K., Ionescu, A.M.: ‘Double-gate tunnel FET with high-k gate dielectric’, IEEE Trans. Electron Devices, 2007, 54, (7), pp. 1725–1733 (doi: 10.1109/TED.2007.899389).
  6. 6)
     • 7. Vijayvargiya, V., Reniwal, B.S., Singh, P., et al: ‘Analog/RF performance attributes of an underlap tunnel field effect transistor for low power applications’, IET Electron. Lett., 2016, 52, (7), pp. 559–560 (doi: 10.1049/el.2015.3797).
  7. 7)
     • 2. Jhan, Y.R., Wu, Y.C., Hung, M.F.: ‘Performance enhancement of nanowire tunnel field-effect transistor with asymmetry-gate based on different screening length’, IEEE Electron Device Lett., 2013, 34, (12), pp. 1482–1484 (doi: 10.1109/LED.2013.2285156).
  8. 8)
     • 2. Lu, H., Seabaugh, A.: ‘Tunnel field-effect transistors: state-of-the-art’, J. Electron Device Soc., 2014, 2, (4), pp. 44–49 (doi: 10.1109/JEDS.2014.2326622).
  9. 9)
     • 9. Anghel, C., Chilagani, P., Amara, A., et al: ‘Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric’, Appl Phys. Lett, 2010, 96, pp. 122104-1–12210-3 (doi: 10.1063/1.3367880).
  10. 10)
      • 5. Lee, J.S., Seo, J.H., Cho, S., Lee, J., kang, S., Bae, J., Cho, E., Kang, I.M.: ‘Simulation study on effect of drain underlap in gate-all-around tunneling field-effect transistors’, Current Appl. Phys., 2013, 13, pp. 1143–49 (doi: 10.1016/j.cap.2013.03.012).
  11. 11)
      • 15. Schlosser, M., Bhuwalka, K.K., Sauter, M., et al: ‘Fringing-induced drain current improvement in the tunnel field-effect transistor with high-k gate dielectrics’, IEEE Trans. Electron Devices, 2009, 56, (1), pp. 100–108 (doi: 10.1109/TED.2008.2008375).
  12. 12)
      • 13. Version E-2015, Synopsys, Inc., Mountain View, CA, USA, September 2015.
  13. 13)
      • 5. Chattopadhyay, A., Malik, A.: ‘Impact of a spacer dielectric and a gate overlap/underlap on the device performance of a tunnel field-effect transistor’, IEEE Trans. Electron Devices, 2011, 58, (3), pp. 677–683 (doi: 10.1109/TED.2010.2101603).
  14. 14)
      • 11. Seo, J.H., Yoon, Y.J., Lee, S., et al: ‘Design and analysis of Si-based arch-shaped gate-all-around (GAA) tunneling field-effect transistor (TFET)’, Current Appl. Phys., 2015, 15, pp. 208–212 (doi: 10.1016/j.cap.2014.12.013).
  15. 15)
      • 6. Mallik, A., Chattopadhyay, A., Guin, S., et al: ‘Impact of a spacer–drain overlap on the characteristics of a silicon tunnel field-effect transistor based on vertical tunneling’, IEEE Trans. on Electron Devices, 2013, 60, (3), pp. 935–943 (doi: 10.1109/TED.2013.2237776).
  16. 16)
      • 16. Versulst, A.S., Vandenberghe, W.G., Maex, K., et al: ‘Tunnel field-effect transistor without gate-drain overderlap’, Appl. Phys. Lett., 2007, 91, (5), pp. 053102-1–053102-3.