© The Institution of Engineering and Technology
This Letter presents a high accuracy silicon-on-insulator (SOI) capacitive accelerometer using a backside dry release process. To increase the yield rate of the process, the deep reactive iron etching (DRIE) process was improved using a grooved accompany wafer to balance the pressure inside the back cavity of the SOI devices. By using this method, almost all the devices after the DRIE will not crack. Thus, the yield rate is significantly increased. Furthermore, the DRIE process was improved by dividing the DRIE process into four stages to decrease the tilt angle of DRIE. It is experimentally demonstrated that the tilt angle of the side wall was decreased from 0.81° to 0.27° and the loss of the capacitive sensitivity caused by the error was decreased from 28 to 8%. Test results show that sensitivity, bias stability, and noise floor of the accelerometer is 3.1 V/g, 16 μg, and 3.1 μg/√Hz, respectively.
References
-
-
1)
-
4. Abdolvand, R., Amini, B.V., Ayazi, F.: ‘Sub-micro-gravity in-plane accelerometers with reduced capacitive gaps and extra seismic mass’, J. Microelectromech. Syst., 2007, 16, (5), pp. 1036–1043 (doi: 10.1109/JMEMS.2007.900879).
-
2)
-
3. Chang, H.L., Xie, J.B., Fu, Q.Y., et al: ‘Micromachined inertial measurement unit fabricated by a SOI process with selective roughening under structures’, Micro Nano Lett., 2011, 6, (7), pp. 486–489 (doi: 10.1049/mnl.2011.0120).
-
3)
-
6. Song, M., Chang, H.L., Du, S.J., et al: ‘Design and fabrication of a low-noise MEMS accelerometer’, Transducer Microsyst. Technol., 2014, 33, (9), pp. 88–90.
-
4)
-
10. Brunet, M., Dubreuil, P., Mahfoz-Kotb, H., et al: ‘Factorial experimental design applied to DRIE for optimised process in power electronics applications requiring high-aspect ratio trenches’, Microsyst. Technol., 2009, 15, (9), pp. 1449–1457 (doi: 10.1007/s00542-009-0893-3).
-
5)
-
12. Tay, F.E.H., Jun, X., Liang, Y.C., et al: ‘The effects of non-parallel plates in a differential capacitive microaccelerometer’, J. Micromech. Microeng., 1999, 9, (4), pp. 283–293 (doi: 10.1088/0960-1317/9/4/301).
-
6)
-
2. Chae, J., Kulah, H., Najafi, K.: ‘An in-plane high-sensitivity, low-noise micro-g silicon accelerometer with CMOS readout circuitry’, J. Microelectromech. Syst., 2004, 13, (4), pp. 628–635 (doi: 10.1109/JMEMS.2004.832653).
-
7)
-
13. Aydin, O., Akin, T.: ‘A bulk-micromachined fully-differential MEMS accelerometer with interdigitated fingers’, IEEE Sensors2012, , pp. 1–4.
-
8)
-
15. Xie, J., Agarwal, R., Liu, Y., et al: ‘Compact electrode design for an in-plane accelerometer on SOI with refilled isolation trench’, J. Micromech. Microeng., 2011, 21, (9), pp. 1–9 (doi: 10.1088/0960-1317/21/9/095005).
-
9)
-
9. Merzsch, S., Steib, F., Wasisto, H.S., et al: ‘Production of vertical nanowire resonators by cryogenic-ICP–DRIE’, Microsyst. Technol., 2014, 20, (4–5), pp. 759–767 (doi: 10.1007/s00542-013-2032-4).
-
10)
-
14. Yang, Z.C., Wei, Y.M., Mao, X., et al: ‘A single-mask dry-release process for fabrication of high aspect ratio SOI MEMS devices’, Sci. China Technol. Sci., 2013, 56, (2), pp. 387–391 (doi: 10.1007/s11431-012-5089-x).
-
11)
-
8. Miller, K., Li, M.X., Walsh, K.M., et al: ‘The effects of DRIE operational parameters on vertically aligned micropillar arrays’, J. Micromech. Microeng., 2013, 23, (3), pp. 1–6 (doi: 10.1088/0960-1317/23/3/035039).
-
12)
-
11. Wang, X.D., Chen, Y.F., Wang, L., et al: ‘Fabrication of nanoimprint template in Si with high etch rate by non-switch DRIE process’, Microelectron. Eng., 2008, 85, (5), pp. 1015–1017 (doi: 10.1016/j.mee.2008.01.073).
-
13)
-
5. Amini, B.V., Pourkamali, S., Ayazi, F.: ‘A high resolution, stictionless, CMOS compatible SOI accelerometer with a low noise, low power, 0.25 μm CMOS interface’. Seventeenth IEEE Int. Conf. on Micro Electro Mechanical Systems (MEMS), Maastricht, Netherlands, 2004, pp. 572–575.
-
14)
-
7. Li, P.C., Li, X.Y., Li, E.F., et al: ‘Design and fabrication of an in-plane SOI MEMS accelerometer with a high yield rate’. Tenth IEEE Int. Conf. on Nano/Micro Engineered and Molecular Systems (NEMS), Xi'an, China, 2015, pp. 511–514.
-
15)
-
1. Yazdi, N., Najafi, K.: ‘All-silicon single-wafer micro-g accelerometer with a combined surface and bulk micromachining process’, J. Microelectromech. Syst., 2000, 9, (4), pp. 544–550 (doi: 10.1109/84.896777).
http://iet.metastore.ingenta.com/content/journals/10.1049/mnl.2015.0341
Related content
content/journals/10.1049/mnl.2015.0341
pub_keyword,iet_inspecKeyword,pub_concept
6
6