Proposal of a ferroelectric multi-bit memory structure for reliable operation at sub-100 nm scale

Proposal of a ferroelectric multi-bit memory structure for reliable operation at sub-100 nm scale

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Micro & Nano Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Although ferroelectric materials are attractive due to their non-volatility originating from their spontaneous polarisation, advances in integrated density of these materials are required. To overcome the poor integration density compared with silicon integrated circuits, the concept of multi-bit memory has arisen. Previous ferroelectric multi-bit memory devices were developed through the realisation of a framework of two laterally neighbouring capacitors, in which both capacitors have different thicknesses for individual switching in different voltage ranges. However, a reliability issue with regard to limiting the additional scale down of these materials to the sub-100 nm level arose due to self-crosstalk, which was defined as a protrusion of the electric fringing field when a logic state was written in a multi-bit memory device. Here, self-crosstalk by simulating an electric field distribution in a multi-bit memory cell based on an actual sample fabricated with a ferroelectric polymer, after which they suggest a new three-dimensional structure of the ferroelectric multi-bit memory device to eliminate self-crosstalk.


    1. 1)
      • 1. Scott, J.F.: ‘Ferroelectric memories’ (Springer-Verlag Berlin Heidelberg, 2000).
    2. 2)
      • 2. Uchino, K.: ‘Ferroelectric devices’ (Marcel Dekker, 2000).
    3. 3)
    4. 4)
    5. 5)
    6. 6)
      • 6. Jung, D.J., Ahn, W.S., Hong, Y.K., et al: ‘An endurance-free ferroelectric random access memory as a non-volatile RAM’. Symp. on VLSI Technology, Honolulu, USA, June 2008, pp. 102103.
    7. 7)
    8. 8)
      • 8. Shiga, H., Takashima, D., Shiratake, S., et al: ‘A 1.6 GB/s DDR2 128 Mb chain FeRAM with scalable octal bitline and sensing schemes’. IEEE Int. ISSCC, February 2009, pp. 464465,465a.
    9. 9)
      • 9. Kokaze, Y., Kimura, I., Jimbo, T., et al: ‘Development of deposition and etching technologies for piezoelectric elements for ferroelectric MEMS’, ULVAC Tech. J., 2007, (66E), pp. 1320.
    10. 10)
    11. 11)
    12. 12)
    13. 13)
      • 13. Ma, T.P.: ‘FEDRAM: a capacitive-less DRAM based on ferroelectric-gated field-effect transistor’. IEEE IMW, Taipei, Taiwan, 2014.
    14. 14)
      • 14. Polakowski, P., Riedel, S., Weinreich, W., et al: ‘Ferroelectric deep trench capacitors based on Al:HfO2 for 3D nonvolatile memory applications’. IEEE IMW, Taipei, Taiwan, 2014.
    15. 15)
    16. 16)
    17. 17)
    18. 18)
    19. 19)

Related content

This is a required field
Please enter a valid email address