© The Institution of Engineering and Technology
Quantum dot gate field-effect transistor (QDGFET) generates three states in their transfer characteristics. A successful model can explain the generation of third state in the transfer characteristics of the QDGFET. The innovative circuit design using QDGFET can be used to design different ternary logic. This Letter discusses the design of ternary logic static random access memory using QDGFET.
References
-
-
1)
-
13. Karmakar, S., Gogna, M., Jain, F. C.: ‘Application of quantum dot gate non-volatile memory (QDNVM) in image segmentation’, Signal, Image and Video Process, pp. 1–8, .
-
2)
-
3. Zeitzoff, P.M.: ‘MOSFET scaling trends and challenges through the end of the roadmap’. Custom Integrated Circuit Conf., 2004.
-
3)
-
7. Karmakar, S., Chandy, J.A., Jain, F.C.: ‘Application of 25 nm quantum dot gate FETs to the design of ADC and DAC circuits’, Int. J. High Speed Electron. Syst., 2011, 20, (3), p. 653 (doi: 10.1142/S0129156411006945).
-
4)
-
20. Lin, S., Kim, Y.B., Lombardi, F.: ‘Design of a ternary memory cell using CNTFFETs’, IEEE Trans. Nanotechnol., 2012, 11, (5), pp. 1019–1025 (doi: 10.1109/TNANO.2012.2211614).
-
5)
-
19. Karmakar, S., Gogna, M., Jain, F.C.: ‘Improved Device Structure of quantum dot gate FET to get more stable intermediate state’, Electron. Lett., 2012, 48, (24), pp. 1556–1557 (doi: 10.1049/el.2012.3726).
-
6)
-
10. Karmakar, S., Chandy, J.A., Jain, F.C.: ‘Design of ternary logic combinational circuits based on quantum dot gate FETs’, ‘IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2013, 21, (5), pp. 793–806, (doi: 10.1109/TVLSI.2012.2198248).
-
7)
-
14. Karmakar, S.: ‘Ternary logic gates using quantum dot gate FETs (QDGFETs)’, Silicon, 2014, 6, pp. 169–178, (doi: 10.1007/s12633-013-9175-x).
-
8)
-
4. Skotnicki, T., Hutchby, J. A., King, T.-J., Wong, H.-S. P., Boeuf, F.: ‘The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance’, IEEE Circuits Devices Mag., 2005, 21, (1), pp. 16–26 (doi: 10.1109/MCD.2005.1388765).
-
9)
-
17. Karmakar, S., Suarez, E., Jain, F.: ‘Quantum dot gate three state FETs using ZnS–ZnMgS lattice-matched gate insulator on silicon’, J. Electron. Mater., 2011, 40, (8), pp. 1749–1756 (doi: 10.1007/s11664-011-1676-z).
-
10)
-
1. Kuhn, K.: ‘Moore's law past 32 nm: future challenges in device scaling’. Thirteenth Int. Workshop on Computational Electronics, IWCE ‘09, 2009, pp. 1–6.
-
11)
-
2. Woo, R., Koh, H.-Y.S., Onal, C., et al: ‘BTBT transistor scaling: can they be competitive with MOSFETs?’. Device Research Conf., Santa Barbara, CA, 2008.
-
12)
-
5. Bohr, M.: ‘A 30 year retrospective on Dennard's MOSFET scaling paper’, IEEE Solid-State Circuit Newsl., 2007, 12, (1), pp. 11–13 (doi: 10.1109/N-SSC.2007.4785534).
-
13)
-
11. Karmakar, S., Gogna, M., Suarez, E., et al: ‘Novel three state quantum dot gate FET in Silicon-on-insulator’, IET Circuits Devices Syst., 2015, 9, (1), pp. 1–8 (doi: 10.1049/iet-cds.2014.0371).
-
14)
-
12. Karmakar, S., Jain, F.C.: ‘Circuit model of different quantum dot based field effect transistors’, Silicon, 2015, 7, (1), pp. 15–26 (doi: 10.1007/s12633-014-9252-9).
-
15)
-
16. Karmakar, S., Chandy, J.A., Gogna, M., et al: ‘Fabrication and circuit modeling of NMOS inverter based on quantum dot gate field effect transistors’, J. Electron. Mater., 2012, 41, (8), pp. 2184–2192, (doi: 10.1007/s11664-012-2116-4).
-
16)
-
6. Karmakar, S., Suarez, E., Gogna, M., et al: ‘ZnS–ZnMgS–ZnS lattice-matched gate insulator as an alternative for silicon-dioxide on silicon in quantum dot gate FET (QDGFET)’, J. Electron. Mater., 2012, 41, (10), pp. 2663–2670 (doi: 10.1007/s11664-012-2220-5).
-
17)
-
8. Karmakar, S., Suresh, A.P., Chandy, J.A., et al: ‘Design of ADCs and DACs using 3-state Quantum DOT Gate FETs’. Int. Semiconductor Device Research Symp., 2009.
-
18)
-
18. Karmakar, S., Jain, F. C.: ‘Future Semiconductor Devices for Multi-Valued Logic Circuit Design’, Mater. Sci. Appl., 2012, 3, pp. 807–814.
-
19)
-
9. Karmakar, S., Jain, F. C.: ‘Ternary universal logic gates using quantum dot gate field effect transistor’, Indian J. Phys., 2014, 88, (12), pp. 1275–1283, (doi: 10.1007/s12648-014-0583-6).
-
20)
-
15. Karmakar, S., Chandy, J. A., Jain, F. C.: ‘Implementation of ADC and DAC using quantum dot gate non-volatile memory’, J. Signal Process Syst., 41, (8), pp. 2184–2192, .
http://iet.metastore.ingenta.com/content/journals/10.1049/mnl.2015.0200
Related content
content/journals/10.1049/mnl.2015.0200
pub_keyword,iet_inspecKeyword,pub_concept
6
6