© The Institution of Engineering and Technology
In this Letter, the authors investigate the use of carbon nanotube-based field effect transistors (CNTFET) for the design of a ternary static random access memory (SRAM). The authors consider two designs – one using 8 transistors and the other using 14 transistors. Using circuit simulation models for CNTFETs, the authors show that both designs produce a functional ternary SRAM cell. The authors also measure the delay and power of the read-and-write operation of the ternary SRAM created using both models and show that the delays are comparable.
References
-
-
1)
-
Nepal, K.: `Dynamic circuits for ternary computation in carbon nanotube based field effect transistors', IEEE NEWCAS Conf., June 2010, p. 53–56.
-
2)
-
P. Keshavarzian ,
K. Navi
.
Efficient carbon nanotube galois field circuit design.
IEICE Electron. Express
,
9 ,
546 -
552
-
3)
-
Z. Yao ,
H.W. Postma ,
L. Balents ,
C. Dekker
.
Carbon nanotube intramolecular junctions.
Nature
,
273 -
276
-
4)
-
T. Kimura ,
M. Hara
.
Nonvolatile multiple-valued memory device using lateral spin valve.
Appl. Phys. Lett.
,
18
-
5)
-
X. Wu ,
X. Deng
.
Design of ternary current-mode CMOS circuits based on switch-signal theory.
J. Electron.
,
193 -
202
-
6)
-
S. Lin ,
Y.-B. Kim ,
F. Lombardi
.
CNTFET-based design of ternary logic gates and arithmetic circuits.
IEEE Trans. Nanotechnol.
,
2 ,
217 -
225
-
7)
-
X. Wu ,
F.P. Prosser
.
CMOS ternary logic circuits.
IEE Proc. G., Electron. Circuits Syst.
,
21 -
27
-
8)
-
H. Sunamura ,
H. Kawaura ,
T. Sakamoto ,
T. Baba
.
Multiple-valued memory operation using a single-electron device: a proposal and an experimental demonstration of a ten-valued operation.
Jpn. J. Appl. Phys.
,
2 ,
93 -
95
-
9)
-
Manikas, T.W., Teeters, D.: `Multiple-valued logic memory system design using nanoscale electrochemical cells', ISMVL, 2008, Los Alamitos, CA, USA, p. 197–201.
-
10)
-
S. Lin ,
Y.B. Kim ,
F. Lombardi
.
Design of a CNTFET-based SRAM cell by dual-chirality selection.
IEEE Trans. Nanotechnol.
,
1 ,
30 -
37
-
11)
-
A. Raychowdhury ,
K. Roy
.
Carbon-nanotube-based voltage-mode multiple-valued logic design.
IEEE Trans. Nanotechnol.
,
168 -
179
-
12)
-
Martel, R., Derycke, V., Appenzeller, J., Wind, S., Avouris, P.: `Carbon nanotube field-effect transistors and logic circuits', DAC, 2002, p. 94–98.
-
13)
-
Gulak, G.: `A review of multiple-valued memory technology', ISMVL, May 1998, p. 222–231.
-
14)
-
O'Connor, I., Liu, J., Gaffiot, F.: `Cntfet-based logic circuit design', Design and Test of Integrated Systems in Nanoscale Technology, September 2006, p. 46–51.
-
15)
-
W.Z. Li ,
S.S. Xie ,
L.X. Qian
.
Large-scale synthesis of aligned carbon nanotubes.
Science
,
5293 ,
1701 -
1703
-
16)
-
J. Deng ,
H.S.P. Wong
.
A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application – Part I: model of the intrinsic channel region.
IEEE Trans. Electron Devices
,
12 ,
1198 -
1202
-
17)
-
S.J. Tans ,
A.R.M. Verschueren ,
C. Dekker
.
Room-temperature transistor based on a single carbon nanotube.
Nature
,
6680 ,
49 -
52
-
18)
-
Kinvi-Boh, E., Aline, M., Sentieys, O., Olson, E.D.: `MVL circuit design and characterization at the transistor level using SUS-LOC', ISMVL, 2003, p. 105.
-
19)
-
CNFET Model, available at http://nano.stanford.edu/models.php.
-
20)
-
S.L. Hurst
.
Multiple-valued logic its status and its future.
IEEE Trans. Comput.
,
1160 -
1179
-
21)
-
G. Epstein
.
(1993)
Multiple-valued logic design: an introduction.
-
22)
-
U. Cilingiroglu ,
Y. Ozelci
.
Multiple-valued static cmos memory cell.
IEEE Trans. Circuits Syst. II
,
3 ,
282 -
290
-
23)
-
E. Seevinck ,
F.J. List ,
J. Lohstroh
.
Static-noise margin analysis of MOS SRAM cells.
IEEE J. Solid-State Circuits
,
748 -
754
http://iet.metastore.ingenta.com/content/journals/10.1049/mnl.2011.0168
Related content
content/journals/10.1049/mnl.2011.0168
pub_keyword,iet_inspecKeyword,pub_concept
6
6