This is an open access article published by the IET under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0/)
The fast Fourier transform FFT processor is an important part of the space real-time signal processing system based on field programmable gate array (FPGA). Since occupying a large amount of logical resources and storage resources, FFT processor is more vulnerable to high-energy particles in space, resulting in single event upset (SEU). This paper presents a novel FPGA scrubbing framework base on dynamic partial reconfiguration technique for a FFT processor to mitigate SEU. The proposed scheme is compared with the blind scrubbing, the reconfiguration time is reduced by 78%. Then, the resource utilisation is 61.5% less than triple modular redundancy scheme. This paper also presents a DPR controller for FFT processor, which is evaluated in terms of hardware resources and reconfiguration time. A comparison to the Xilinx PRC IP shows that multipath delay feedback FFT controller saves 38.6% resources.
References
-
-
1)
-
2. Asadi, G.H., Tahoori, M.B.: ‘Soft error mitigation for SRAM based FPGAs’. Proc. 23rd IEEE VLSI Test Symp., 2005, pp. 207–212.
-
2)
-
5. Brosser, F., Milh, E., Geijer, V., et al: ‘Assessing scrubbing techniques for Xilinx SRAM-based FPGAs in space applications’. Int. Conf. Field-Programmable Technology (FPT), China, Shanghai, 2014, pp. 296–299.
-
3)
-
6. Carmichael, C., Caffrey, M., Salazar, A.: ‘Correcting single-event upsets through virtex partial configuration’, Encyclopedia of Genetics Genomics Proteomics & Informatics, 2000.
-
4)
-
9. Le, R.: ‘Soft error mitigation using prioritized essential bits’, , Xilinx, San Jose, CA, 2012.
-
5)
-
10. : ‘Vivado design suite tutorial partial reconfiguration’, , 2017.
-
6)
-
8. Yang, C., Wei, C., Xie, Y., et al: ‘Area-efficient mixed-radix variable-length FFT processor’, IEICE Electron. Express, 2017, 14, (10).
-
7)
-
7. Cooley, J.W., Tukey, J.W.: ‘An algorithm for the machine calculation of complex Fourier series’, Math. Comput., 1965, 19.
-
8)
-
4. Tanoue, S., Ishida, T., Ichinomiya, Y., et al: ‘A novel states recovery technique for the TMR softcore processor’. IEEE Int. Conf. on Field Programmable Logic and Applications, 2009, pp. 543–546.
-
9)
-
1. Felix, S., Tanya, V., Jrgen, I., et al: ‘Mitigation of radiation effects in SRAM-based FPGAs for space applications’, ACM Comput. Surv., 2015, 47, (2), pp. 27–34.
-
10)
-
3. Ahmed, A.: ‘New FPGA blind scrubbing technique’. IEEE Aerospace Conf., 2016, pp. 1–9.
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2019.0353
Related content
content/journals/10.1049/joe.2019.0353
pub_keyword,iet_inspecKeyword,pub_concept
6
6