This is an open access article published by the IET under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0/)
Realising radar high-speed real-time signal processing under the space-borne environment is a worldwide research difficult point. Commercial Quartus devices required for high-speed processing are hardened and consolidated in high radiation environments. This study realises high-speed real-time radar signal processing in space-borne environment for doing the reinforced design of commercial Quartus chip for pulse compression algorithm. The article first analysed the failure modes of high-performance FPGAs in a space-borne environment in China: a highly efficient parallel pipeline architecture with 8-8 K points is designed; control registers, state machine registers, on-chip RAM, and other easy-to-flip positions have been fully reinforced for the pulse compression algorithm. The system realises 200 M real-time processing capability after integration. Single-event fault injection tests were performed on key signals such as system control, and the test results verified the effectiveness of the reinforcement. The fault tolerance of the system has been significantly improved to ensure the normal operation of the FPGA.
References
-
-
1)
-
6. Wang, L., Tong, J.: ‘FPGA design and key circuit radiation reinforcement method’. , Fudan University, 2012.
-
2)
-
5. Manuzzato, A, Gerardin, S., Paccagnella, A., et al: ‘Effectiveness of TMR-based techniques to mitigate alpha—induced SEU accumulation in commercial SRAM-based FPGAs’, IEEE. Transactions on Nuclear Science, 2008, 55, (4), pp. 1968–1973.
-
3)
-
3. Sun, B., Tian, Y: ‘Design and implementation of radar signal processing algorithm based on FPGA’. , Beijing Institute of Technology, 2014.
-
4)
-
4. Liu, X.: ‘Pulse Compression FPGA implementation of FM signals’. , Beijing Institute of Technology, 2016.
-
5)
-
8. Yang, Z., Su, H.: ‘Research on single-effect upset of flash FPGA and development of a new test verification system’. , Graduate School of Chinese Academy of Sciences (Institute of Modern Physics), 2016.
-
6)
-
7. Guo, B., Fu, Y.: ‘Research and design of triple modular redundant satellite-borne computer architecture based on soft-aware vote’. , Shanghai Jiaotong University, 2011.
-
7)
-
9. Ceschia, M., Violante, M., Reords, S.: ‘Identification and classification of single-event-upsets in the configuration memory of SRAM-based FPGAs’, IEEE Trans. Nucl. Sci., 2004, 50, (6-1), pp. 2088–2094.
-
8)
-
10. Wang, Z., Lv, M.: ‘Research on single event effect evaluation technology of SRAM FPGA’. , Tsinghua University, 2011.
-
9)
-
2. Cristo, A., Fisher, K.E., Gualtieri, J.A., et al: ‘Optimization of processor-to-hardware module communications on spaceborne hybrid FPGA-based architectures’, IEEE Embedded Syst. Lett., 2013, 67, (3), pp. 25–33.
-
10)
-
1. Li, Y.: ‘Research on radiation-resisting triple modular redundancy high-reliability satellite-borne computer system’. , Fudan University, 2014.
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2019.0184
Related content
content/journals/10.1049/joe.2019.0184
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Reinforcement design of radar pulse compression algorithm in space-borne environment