References

• 1. 1)
     • 1. Leite, F.G.H., Aguiar, V.A.P., Added, N., et al: ‘Fast and Low-cost soft error testing of a COTS microcontroller with alpha particle source’. 2017 IEEE Radiation Effects Data Workshop (REDW), New Orleans, LA, USA, 2017, pp. 18–21.
  2. 2)
     • 2. Liu, G.P., Zhang, S.: ‘A survey on formation control of small satellites’, Proc. IEEE, 2018, 106, (3), pp. 440–457.
  3. 3)
     • 3. Chielle, E., Rosa, F., Rodrigues, G. S., et al: ‘Reliability on ARM processors aagainst soft errors through SIHFT techniques’, IEEE Trans. Nucl. Sci., 2016, 63, (4), pp. 2208–2216.
  4. 4)
     • 4. Ma, N., Wang, S., Ali, S.M., et al: ‘High efficiency On-board hyperspectral image classification with zynq SoC’. 2016 7th Int. Conf. on Mechatronics and Manufacturing (ICMM 2016), New York, NY, USA, 2016, pp. 1–6.
  5. 5)
     • 5. Fayyaz, M., Vladimirova, T.: ‘Fault-tolerant distributed approach to satellite on-board computer design’. IEEE Aerospace Conf., Big Sky, MT, USA, 2014, pp. 1–12.
  6. 6)
     • 6. Benfica, J., Green, B., Porcher, B.C., et al: ‘Analysis of FPGA SEU sensitivity to combined effects of conducted EMI and TID’. IEEE Asia-Pacific Int. Symp. on Electromagnetic Compatibility, Shenzhen, China, 2016, pp. 887–889.
  7. 7)
     • 7. Villata, I., Bidarte, U., Kretzschmar, U., et al: ‘Fast and accurate SEU-tolerance characterization method for zynq SoCs’. 24th Int. Conf. on Field Programmable Logic and Applications (FPL), Munich, Germany, 2014, pp. 1–4.
  8. 8)
     • 8. Colodro-Conde, C., Toledo-Moreo, R.: ‘Design and analysis of efficient synthesis algorithms for EDAC functions in FPGAs’, IEEE Trans. Aerosp. Electron. Syst., 2015, 51, (4), pp. 3332–3347.
  9. 9)
     • 9. Abdelhai, L., Zohir, I., Samir, S., et al: ‘Contribution to the implementation of image mosaicing algorithm on FPGA using NIOS II softcore’. 2015 3rd International Conference on Control, Engineering & Information Technology (CEIT), Tlemcen, Algeria, 2015, pp. 1–5.
  10. 10)
      • 10. Wilson, C., Sabogal, S., George, A., et al: ‘Hybrid, adaptive, and reconfigurable fault tolerance’. 2017 IEEE Aerospace Conf., Big Sky, MT, USA, 2017, pp. 1–11.
  11. 11)
      • 11. Gasiot, G., Giot, D., Roche, P.: ‘Alpha-induced multiple cell upsets in standard and radiation hardened SRAMs manufactured in a 65 nm CMOS technology’, IEEE Trans. Nucl. Sci., 2006, 53, (6), pp. 3479–3486.
  12. 12)
      • 12. Shen, Z., Feng, C., Gao, S., et al: ‘Study on FPGA SEU mitigation for the readout electronics of DAMPE BGO calorimeter in space’, IEEE Trans. Nucl. Sci., 2015, 62, (3), pp. 1010–1015.