Efficiency-optimised modulation technique of three-level NPC inverter

Ning Li; Wanting Li; Hui Zhang; Ping Yang

Efficiency-optimised modulation technique of three-level NPC inverter

View Fulltext

Author(s): Ning Li^{1, 2} ; Wanting Li¹ ; Hui Zhang¹ ; Ping Yang³
- Affiliations: 1: School of Automation and Information Engineering, Xi'an University of Technology , Xi'an , People's Republic of China ;
  2: State Key Laboratory of Electrical Insulation and Power Equipment, Xi'an Jiaotong University , Xi'an , People's Republic of China ;
  3: Guangdong Key Laboratory of Clean Energy Technology , Guangzhou , People's Republic of China
Source: Volume 2019, Issue 16, March 2019, p. 938 – 942
DOI: 10.1049/joe.2018.8845 , Online ISSN 2051-3305

This is an open access article published by the IET under the Creative Commons Attribution-NonCommercial-NoDerivs License (http://creativecommons.org/licenses/by-nc-nd/3.0/)

Received 30/08/2018, Accepted 19/09/2018, Published 23/10/2018

The three-level NPC inverter has many advantages, such as the characteristics of high output power, low device stress, and low harmonic distortion of output waveform. It is widely used in the fields of high-voltage conversion and reactive power compensation. As the most commonly used multi-level inverter, three-level NPC inverter has its own disadvantage which is the NP potential fluctuations. It may lead to poor output performance even damage to the devices. Therefore, the problem of NP potential fluctuation of three-level NPC inverter has been the hotspot of its research. This paper presents an efficiency-optimised dual modulation wave carrier-based PWM (DMWPWM) strategy of three-level NPC inverter. First, the basic principle of traditional DMWPWM is analysed, and the deficiency of traditional DMWPWM modulation technique is described. Then, the efficiency-optimised DMWPWM strategy is deduced. Compared with traditional DMWPWM strategy, the new strategy inherits the advantage of traditional DMWPWM that the NP voltage balance can be maintained in any modulation index and power factor. Moreover, it can reduce the system switching loss which leads to efficiency improvement, and it is simple and easy to implement. Finally, the proposed modulation technique is verified by simulation.

References

1. 1)
  - 8. An, Q., Yao, F., Sun, L., et al: ‘SVPWM strategy of dual inverters and zero-sequence voltage suppression method’, Proc. CSEE, 2016, 36, (4), pp. 1042–1049.
2. 2)
  - 3. Zhu, T., Deng, Z., Wang, X., et al: ‘A novel strategy of neutral point potential balancing for three-level three-phase four-leg inverters’, Trans. Chin. Electrochem. Soc., 2012, 27, (6), pp. 77–82.
3. 3)
  - 2. Ye, M.-Y., Hu, X.: ‘Therling control strategy of three-level NPC inverter based on double modulation wave [J]’, Power Electron. Technol., 2015, 49, (11), pp. 12–13+50.
4. 4)
  - 15. Wang, C., Guan, B.: ‘A Narrow Pulse Processing Method Considering Neutral-point Potential Balance Problem of Diode-clamped Three-level Inverters[J]’, Trans. Chin. Elec. Soc., 2015, 30, (19), pp. 136–143.
5. 5)
  - 7. Xu, C., Liu, M.: ‘Study of neutral-point potential control method for three-level inverter’, Electr. Drives, 2013, 43, (2), pp. 40–43.
6. 6)
  - 5. Hu, C., Ma, D., Wang, Q., et al: ‘Control strategy of loss distribution balancing for three-level active neutral-point-clamped inverter’, Trans. Chin. Electrochem. Soc., 2017, 32, (1), pp. 129–138.
7. 7)
  - 12. Pou, J., Zaragoza, J., Rodriguez, P., et al: ‘Fast-processing modulation strategy for the neutral-point-clamped converter with total elimination of low-frequency voltage oscillations in the neutral point [J]’, IEEE Trans. Ind. Electron., 2007, 54, (4), pp. 2288–2294.
8. 8)
  - 4. Ceballos, S., Pou, J., Zaragoza, J., et al: ‘Fault-tolerant neutral-point-clamped converter solutions based on including a fourth resonant leg [J]’, IEEE Trans. Ind. Electron., 2011, 58, (6), pp. 2293–2303.
9. 9)
  - 10. He, D., Li, C., Hua, X., et al: ‘The research of a simplified three-level SVPWM method’, Power Electron., 2014, 48, (5), pp. 74–76.
10. 10)
  - 6. Jiang, W., Zhao, D., Wang, L., et al: ‘A modulation method with reduced switching losses and considering the neutral point voltage balance suitable for the neutral point clamped three-level inverter’, Proc. CSEE, 2016, 36, (5), pp. 1376–1386.
11. 11)
  - 16. Tian, K., Wang, M.: ‘Three-level double-group double-modulation-wave carrier-based PWM method’, Proc. CSEE, 2010, 30, (30), pp. 55–61.
12. 12)
  - 11. Wang, J., Wang, Q., Li, G., et al: ‘Research of inverter efficiency based on SPWM/SVPWM modulation strategies’, Electr. Drives, 2013, 43, (1), pp. 39–43.
13. 13)
  - 9. Geng, J., Liang, H., Jin, Y.: ‘A space vector pulse width modulation based optimization control strategy for hybrid cascaded 7-level inverter’, Power Syst. Technol., 2015, 39, (2), pp. 327–333.
14. 14)
  - 13. Tian, K.: ‘Study on midpoint potential balance problem based on dual modulation wave carrier PWM strategy [D]’ (Harbin Institute of Technology, Harbin, 2010).
15. 15)
  - 1. Nabae, A., Takahashi, I., Akagi, H.: ‘A new neutral-point-clamped PWM inverter’. IEEE Trans. Ind. Gen. Appl., 1981, IA-17, (5), pp. 518–523.
16. 16)
  - 14. Li, N., Wang, Y., Wang, Z.: ‘A double modulation wave carrier-based PWM strategy for three-level neutral point clamped converter’, Power Syst. Technol., 2014, 38, (3), pp. 707–714.

Login

Not registered yet?

Share

Tools

Login to add to favourites

Key

Efficiency-optimised modulation technique of three-level NPC inverter

References

Related content