http://iet.metastore.ingenta.com
1887

access icon openaccess FPGA IMPLEMENTATION OF IMPEDANCE-COMPENSATED PHASE-LOCKED LOOP FOR HVDC CONVERTERS

  • XML
    1.95703125Kb
  • PDF
    1.0164003372192383MB
  • HTML
    0.7412109375Kb
Loading full text...

Full text loading...

/deliver/fulltext/10.1049/joe.2018.8789/JOE.2018.8789.html;jsessionid=39t7m01ej46he.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fjoe.2018.8789&mimeType=html&fmt=ahah
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2018.8789
Loading

Related content

content/journals/10.1049/joe.2018.8789
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address