http://iet.metastore.ingenta.com
1887

access icon openaccess Research on current-mode damping impedance interface model based on adaptive impedance matching

Loading full text...

Full text loading...

/deliver/fulltext/joe/2019/16/JOE.2018.8756.html;jsessionid=yf26gxsqh6vk.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fjoe.2018.8756&mimeType=html&fmt=ahah

References

    1. 1)
      • 1. Ren, W, Sloderbeck, M, Steurer, M, et al: ‘Interfacing issues in real-time digital simulators[J]’, IEEE Trans. Power Deliv., 2011, 26, (2), pp. 12211230.
    2. 2)
      • 2. Wu, X, Lentijo, S, Monti, A.: ‘A novel interface for power-hardware-in-the-loop simulation’. IEEE Workshop on Computers in Power Electronics, Proc., Urbana, USA, 2004, pp. 178182.
    3. 3)
      • 3. Kotsampopoulos, P, Kapetanaki, A, Messinis, G, et al: ‘A power-hardware-in-the-loop facility for microgrids’, Int. J. Distrib. Energy Resour., 2013, 9, (1), pp. 89104.
    4. 4)
      • 4. Steurer, M, Bogdan, F, Ren, W, et al: ‘Controller and power hardware-In-loop methods for accelerating renewable energy integration’. 2007 IEE Power Engineering Society General Meeting, Tampa, USA, June 2007.
    5. 5)
      • 5. Steurer, M, Woodruff, S, Baldwin, T, et al: ‘Hardware-in-the-loop investigation of rotor heating in a 5 MW HTS propulsion motor[J]’, IEEE Trans. Appl. Supercond., 2007, 17, (2), pp. 15951598.
    6. 6)
      • 6. Ren, W, Steurer, M, Woodruff, S.: ‘Applying controller and power hardware-in-the-loop simulation in designing and prototyping apparatuses for future all electric ship’. IEEE Electric Ship Technologies Symp. (ESTS '07), Arlington, USA, 2007, pp. 443448.
    7. 7)
      • 7. Ren, W, Steurer, M, Qi, L.: ‘Evaluating dynamic performance of modern electric drives via power-hardware-in-the-loop simulation’. IEEE Int. Symp. on Industrial Electronics, Cambridge, UK, 2008, pp. 22012206.
    8. 8)
      • 8. Steurer, M, Edrington C, S, Sloderbeck, M, et al: ‘A megawatt-scale power hardware-in-the-loop simulation setup for motor drives[J]’, IEEE Trans. Ind. Electron., 2010, 57, (4), pp. 12541260.
    9. 9)
      • 9. Ren, W, Steurer, M, Baldwin, TL.: ‘Improve the stability and the accuracy of power hardware-in-the-loop simulation by selecting appropriate interface algorithms[J]’, IEEE Trans. Ind. Appl., 2007, 44, (4), pp. 12861294.
    10. 10)
      • 10. Ayasun, S, Fischl, R, Vallieu, S, et al: ‘Modeling and stability analysis of a simulation–stimulation interface for hardware-in-the-loop applications[J]’, Simul. Modell. Pract. Theor., 2007, 15, (6), pp. 734746.
    11. 11)
      • 11. Lei, C, Yong, M, Jun, YE, et al: ‘Modeling and theoretical analysis of hardware-in-the-loop simulation part one structure and model[J]’, Autom. Electr. Power Syst., 2009, 33, (23), pp. 913.
    12. 12)
      • 12. Lei, C, Yong, M, Jun, YE, et al: ‘Modeling and theoretical analysis of hardware-in-the-loop simulation part two analysis of interface, stability and phase shift[J]’, Autom. Electr. Power Syst., 2009, 33, (24), pp. 2629.
    13. 13)
      • 13. Bacic, M.: ‘On hardware-in-the-loop simulation[C]’. Proc. of the 44th IEEE Conf. on Decision and Control, and 2005 European Control Conf., Seville, Spain, December 12–15, 2005, pp. 31943198.
    14. 14)
      • 14. Bacic, M.: ‘On hardware-in-the-loop simulation[C]’. Proc. 44th IEEE Conf. on Decision and Control, Seville, Spain, 2005, pp. 31943198.
    15. 15)
      • 15. Lentijo, S, D'Arco S, Monti A: ‘Comparing the dynamic performances of power hardware-in-the-loop interfaces[J]’, IEEE Trans. Ind. Electron., 2010, 57, (4), pp. 11951207.
    16. 16)
      • 16. Yuzhou, HU, Zhang, P, Chen, F, et al: ‘Power hardware-in-the-loop simulation system part one characteristics of interface algorithms[J]’, Autom. Electr. Power Syst., 2013, 37, (7), pp. 3641.
    17. 17)
      • 17. Ye, J, Min, Y, Min, R, et al: ‘Hardware-in-the-loop simulation technology based on timing analysis part one timing analysis and discrete dynamic model[J]’, Autom. Electr. Power Syst., 2012, 36, (13), pp. 2025.
    18. 18)
      • 18. Ye, J, Min, Y, Min, R, et al: ‘Hardware-in-the-loop simulation technology based on timing analysis part two convergence and accuracy[J]’, Autom. Electr. Power Syst., 2012, 36, (14), pp. 1722.
    19. 19)
      • 19. Jun, YE, Yong, M, Rui, M, et al: ‘Hardware-in-the-loop simulation technology based on timing analysis part three stability analysis[J]’, Autom. Electr. Power Syst., 2012, 36, (15), pp. 1418.
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2018.8756
Loading

Related content

content/journals/10.1049/joe.2018.8756
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address