http://iet.metastore.ingenta.com
1887

access icon openaccess Particle swarm optimisation driven low cost single event transient fault secured design during architectural synthesis

Loading full text...

Full text loading...

/deliver/fulltext/joe/2017/6/JOE.2016.0378.html;jsessionid=2nd5fl95am58b.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fjoe.2016.0378&mimeType=html&fmt=ahah

References

    1. 1)
    2. 2)
    3. 3)
      • 3. Benini, L., Micheli, G.D.: ‘The data-link layer in NoC design’, in Benini, L., De Micheli, G. (Eds.): ‘Networks on Chips’ (Morgan Kaufmann, San Francisco, 2006).
    4. 4)
      • 4. radhome.gsfc.nasa.gov/radhome/see.htm, 2015.
    5. 5)
    6. 6)
    7. 7)
      • 7. Kumar, S., Agarwal, S., Jung, J.P., et al: ‘Soft error issue and importance of low alpha solders for microelectronics packaging’, Rev. Adv. Mater. Sci., 2013, 34, pp. 185202.
    8. 8)
      • 8. Lisboa, C.A., Carro, L.: ‘System level approaches for mitigation of long duration transient faults in future technologies’. 12th IEEE European Test Symp. – ETS 2007, 20–24 May 2007, pp. 165172.
    9. 9)
    10. 10)
    11. 11)
      • 11. Rusu, C., Bougerol, A., Anghel, L., et al: ‘Multiple event transient induced by nuclear reactions in CMOS logic cells’. 13th IEEE Int. On-Line Testing Symp., July 2007, pp. 137145.
    12. 12)
      • 12. Mohanty, S.P., Ranganathan, N., Kougianos, E., et al: ‘Low-power high-level synthesis for nanoscale CMOS circuits’ (Springer, 2008), pp. 540.
    13. 13)
      • 13. Rossi, D., Omana, M., Toma, F., et al: ‘Multiple transient faults in logic: an issue for next generation ICs?’. 20th IEEE Int. Symp on Defect and Fault Tolerance in VLSI Systems, 2005, pp. 352360.
    14. 14)
    15. 15)
      • 15. Lala, P.K.: ‘Fault-tolerant and fault-testable hardware design’ (Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1985).
    16. 16)
      • 16. Polian, I., Hayes, J.P., Kundu, S., et al: ‘Transient fault characterization in dynamic noisy environments’. Test Conf., 2005. Proc. ITC 2005. IEEE Int., November 2005, vol., no., pp. 101048.
    17. 17)
      • 17. Mukherjee, S.S., Emer, J., Reinhardt, S.K.: ‘The soft error problem: an architectural perspective’. 11th Int. Symp. on High-Performance Computer Architecture, February 2005, pp. 243247.
    18. 18)
    19. 19)
      • 19. Gomaa, M., Vijaykumar, T.N.: ‘Opportunistic transient-fault detection’. Proc. 32nd Int. Symp. on Computer Architecture, ISCA'05, June 2005.
    20. 20)
      • 20. Pignol, M.: ‘How to cope with SEU/SET at system level?’. 11th IEEE Int. in On-Line Testing Symp., July 2005, pp. 315318.
    21. 21)
      • 21. Mizan, E., Amimeur, T., Jacome, M.F.: ‘Self-imposed temporal redundancy: An efficient technique to enhance the reliability of pipelined functional units’. IEEE 19th Int. Symp. on Computer Architecture and High Performance Computing, 2007, pp. 4553.
    22. 22)
    23. 23)
      • 23. Fazeli, M., Ahmadian, S.N., Miremadi, S.G., et al: ‘Soft error rate estimation of digital circuits in the presence of multiple event transients (METs)’. Design, Automation and Test in Europe Conf. and Exhibition (DATE), 2011, pp. 16.
    24. 24)
    25. 25)
      • 25. Inoue, T., Henmi, H., Yoshikawa, Y., et al: ‘High-level synthesis for multi-cycle transient fault tolerant datapaths’. Proc. of the 17th IEEE Int. On-Line Testing Symp., 2011, pp. 1318.
    26. 26)
    27. 27)
      • 27. Wu, K., Karri, R.: ‘Algorithm level recomputing—a register transfer level concurrent error detection technique’. Proc. IEEE/ACM Int. Conf. Computer-Aided Design, November 2001, pp. 537543.
    28. 28)
    29. 29)
      • 29. Kennedy, J., Eberhart, R.C.: ‘Particle swarm optimization’. Proc. of the 1995 IEEE Int. Conf. on Neural Networks, 1995, pp. 19421948.
    30. 30)
      • 30. Eberhart, R.C., Shi, Y.: ‘Particle swarm optimization: developments, applications and resources’. Proc. of the 2001 Congress on Evolutionary Computation, May 2001, pp. 8186.
    31. 31)
    32. 32)
      • 32. Sengupta, A., Mishra, V.K.: ‘Integrated particle swarm optimization (i-PSO): an adaptive design space exploration framework for power-performance tradeoff in architectural synthesis’. Proc. of IEEE 15th Int. Symp. on Quality Electronic Design (ISQED 2014), California, USA, March 2014, pp. 6067.
    33. 33)
    34. 34)
      • 34. Engelbrecht, A.P.: ‘Fundamental of computational swarm intelligence’ (John Wiley and sons limited, England, 2005).
    35. 35)
      • 35. Express high level synthesis benchmark, University of California Santa Barbara. Available at http://express.ece.ucsb.edu/benchmark/, December 2015.
    36. 36)
      • 36. Dubrova, E.: ‘Fault-tolerant design’ (Springer, New York, USA, 2013), ISBN 978-1-4614-2112-2.
    37. 37)
      • 37. Sait, S., Youssef, H.: ‘VLSI physical design automation: theory and practice’, (World Scientific Publishing Company, 1999), pp. 91152.
    38. 38)
      • 38. Hu, J., Lienig, J., Markov, I.L., et al: ‘VLSI physical design: from graph partitioning to timing closure’ (Springer, Netherlands, 2011), ISBN 978-90-481-9591-6.
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2016.0378
Loading

Related content

content/journals/10.1049/joe.2016.0378
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address