http://iet.metastore.ingenta.com
1887

access icon openaccess Time efficient signed Vedic multiplier using redundant binary representation

Loading full text...

Full text loading...

/deliver/fulltext/joe/2017/3/JOE.2016.0376.html;jsessionid=380p97k7qfgm6.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fjoe.2016.0376&mimeType=html&fmt=ahah

References

    1. 1)
      • 1. Parhami, B.: ‘Computer arithmetic and hardware designs’ (Oxford University Press, 2000).
    2. 2)
    3. 3)
      • 3. Wallace, C.S.: ‘A suggestion for a fast multiplier’, IEEE Trans. Electron. Comput., 1964, (1), pp. 1417.
    4. 4)
      • 4. Hu, J., Wang, L., Xu, T.: ‘A low-power adiabatic multiplier based on modified Booth algorithm’. 2007 Int. Symp. on Integrated Circuits IEEE, 2007, pp. 489492.
    5. 5)
    6. 6)
      • 6. Besli, N., Deshmukh, R.G.: ‘A novel redundant binary signed-digit (RBSD) Booth's encoding’. SoutheastCon, 2002. Proc. IEEE IEEE, 2002, pp. 426431.
    7. 7)
      • 7. Tirtha, S.B.K., Agrawala, V.S., Agrawala, V.S.: ‘Vedic mathematics’ (Motilal Banarsidass Publ., 1992).
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
      • 12. Mehta, P., Gawali, D.: ‘Conventional versus Vedic mathematical method for hardware implementation of a multiplier’. Advances in Computing, Control, & Telecommunication Technologies, 2009. ACT'09. Int. Conf. on IEEE, 2009, pp. 640642.
    13. 13)
      • 13. Barik, R.K., Pradhan, M.: ‘Area-time efficient square architecture’, AMSE J., Adv. D, 2015, 20, (1), pp. 2134.
    14. 14)
    15. 15)
    16. 16)
    17. 17)
      • 17. Ramalatha, M., Dayalan, K.D., Dharani, P., et al: ‘High speed energy efficient ALU design using vedic multiplication techniques’. Advances in Computational Tools for Engineering Applications, 2009. ACTEA'09. Int. Conf. on IEEE, 2009, pp. 600603.
    18. 18)
      • 18. Saha, P., Banerjee, A., Bhattacharyya, P., et al: ‘High speed ASIC design of complex multiplier using Vedic mathematics’. ‘Students’ Technology Symp. (TechSym), 2011 IEEE IEEE, 2011, pp. 237241.
    19. 19)
      • 19. Kodali, R.K., Boppana, L., Yenamachintala, S.S.: ‘FPGA implementation of vedic floating point multiplier’. Signal Processing, Informatics, Communication and Energy Systems (SPICES), 2015 IEEE Int. Conf. on IEEE, 2015, pp. 14.
    20. 20)
      • 20. Kandasamy, W.B.V., Smarandache, F.: ‘Vedic Mathematics, ‘Vedic’ or ‘Mathematics’: A Fuzzy & Neutrosophic Analysis: A Fuzzy and Neutrosophic Analysis’ (Infinite Study, 2006).
    21. 21)
      • 21. Avizienis, A.: ‘Signed-digit number representations for fast parallel arithmetic’, IRE Trans. Electron. Comput., 1961, (3), pp. 389400.
    22. 22)
      • 22. Pedroni, V.A.: ‘Circuit design with VHDL’ (MIT press, 2004).
    23. 23)
      • 23. Xilinx, V.-I.: ‘Platform FPGA User Guide'UG002 (V2. 1)2007, 28, pp. 1502.
    24. 24)
      • 24. UG070, U.G.: ‘Virtex-4 FPGA user guide’ (Xilinx Inc, 2008).
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2016.0376
Loading

Related content

content/journals/10.1049/joe.2016.0376
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address