http://iet.metastore.ingenta.com
1887

access icon openaccess Bipolar latch with compensated keep-alive current

Loading full text...

Full text loading...

/deliver/fulltext/joe/2015/3/JOE.2015.0017.html;jsessionid=2gfeoohfn1p33.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fjoe.2015.0017&mimeType=html&fmt=ahah

References

    1. 1)
    2. 2)
      • 2. Rylyakov, A.: ‘A 51 GHz master–slave latch and static frequency divider in 0.18 μm SiGe BiCMOS’. Proc. of the Bipolar/BiCMOS Circuits and Technology Meeting, 2003, pp. 7577, doi: 10.1109/BIPOL.2003.1274939.
    3. 3)
      • 3. Heinemann, B., Rücker, H., Barth, R., et al: ‘Novel collector design for high-speed SiGe:C HBTs’. Int. Electron Devices Meeting, IEDM'02, 2002, pp. 775778, doi: 10.1109/IEDM.2002.1175953.
    4. 4)
      • 4. Gustat, H., Borngräber, J.: ‘NOR/OR register based ECL circuits for maximum data rate’. Proc. of the Bipolar/BiCMOS Circuits and Technology Meeting, 2005, pp. 9093, doi: 10.1109/BIPOL.2005.1555207.
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2015.0017
Loading

Related content

content/journals/10.1049/joe.2015.0017
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address