http://iet.metastore.ingenta.com
1887

access icon openaccess 23 µW 8.9-effective number of bit 1.1 MS/s successive approximation register analog-to-digital converter with an energy-efficient digital-to-analog converter switching scheme

Loading full text...

Full text loading...

/deliver/fulltext/joe/2014/8/JOE.2014.0137.html;jsessionid=47ftceao8grbp.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fjoe.2014.0137&mimeType=html&fmt=ahah

References

    1. 1)
      • 1. Hong, H., Lee, G.: ‘A 65fJ/conversion-step 0.9-V 200kS/s rail-to-rail 8-bit successive approximation ADC’, IEEE JSSC, 2007, 42, (10), pp. 21612168.
    2. 2)
      • 2. Xu, R., Liu, B., Yuan, J.: ‘Digitally calibrated 768kS/s 10-bit minimum-size SAR ADC array with dithering’, IEEE JSSC, 2012, 47, (9), pp. 21292140.
    3. 3)
      • 3. Chen, D.G., Tang, F., Bermak, A.: ‘A low-power pilot-DAC based column parallel 8b SAR ADC with forward error correction for CMOS image sensors’, IEEE TCAS-I, Regul. Pap., 2013, 60, (10), pp. 25722583.
    4. 4)
    5. 5)
    6. 6)
      • 6. Elzakker, M.V., Tuijl, E.V., Geraedts, P., et al: ‘A 1.9 µW 4.4fJ/conversion-step 10 b 1MS/s charge redistribution ADC’. IEEE ISSCC, February 2008, pp. 244610.
    7. 7)
      • 7. Zhang, D., Bhide, A., Alvandpour, A.: ‘A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-µm CMOS for medical implant devices’, IEEE JSSC, 2012, 47, (7), pp. 15851593.
    8. 8)
      • 8. Nuzzon, P., de Bernardinis, F., Terreni, P., ven der Plas, G.: ‘Noise analysis of regenerative comparators for reconfigurable ADC architecture’, IEEE TCAS-II, 2008, 55, (6), pp. 14411454.
    9. 9)
      • 9. Harpe, P., Cantatore, E., Roermund, A.V.: ‘A 10 b/12 b 40 kS/s SAR ADC with data-driven noise reduction achieving up to 10.1b ENOB at 2.2 fJ/conversion- step’, IEEE JSSC, 2013, 48, (12), pp. 30113018.
    10. 10)
      • 10. Saberi, M., Lotfi, R., Mafinezhad, K., et al: ‘Analysis of power consumption and linearity in capacitive digital-to-analog converters used in successive approximation ADCs’, IEEE TCAS-I, Regul. Pap., 2011, 58, (8), pp. 17361748.
    11. 11)
      • 11. Ginsburg, B.P., Chandrakasan, A.P.: ‘500MS/s 5bit ADC in 65-nm CMOS with split capacitor array DAC’, IEEE JSSC, 2007, 42, (4), pp. 739747.
    12. 12)
      • 12. Chang, Y.K., Wang, C.S., Wang, C.K.: ‘A 8-bit 500 kS/s low power SAR ADC for bio-medical application’. IEEE ASSC., November 2007, pp. 228231.
    13. 13)
      • 13. Liu, C.C., Chang, S.J., Huang, G.Y., Lin, Y.Z.: ‘A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure’, IEEE JSSC, 2010, 45, (4), pp. 731740.
    14. 14)
      • 14. Zhu, Y., Chan, C.H., Chio, U.F., et al: ‘A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS’, IEEE JSSC, 2010, 45, (6), pp. 11111121.
    15. 15)
      • 15. Sun, L., Pun, K.P., Ng, W.T.: ‘CDACs with LSB down in differential SAR ADCs’, IET J. Eng., 2014, doi:10.1049/joe.2013.0219.
    16. 16)
      • 16. Tripathi, V., Murmann, B.: ‘An 8-bit 450-MS/s single-bit/cycle SAR ADC in 65-nm CMOS’. IEEE ESSCIRC, September 2013, pp. 117120.
    17. 17)
      • 17. Harpe, P., Zhou, C., Bi, Y., et al: ‘A 26μW 8 bit 10 MS/s asynchronous SAR ADC for low energy radios’, IEEE JSSC, 2011, 46, (7), pp. 15851595.
    18. 18)
      • 18. van der Plas, G., Verbruggen, B.: ‘A 150 MS/s 133 µW 7 b ADC in 90 nm digital CMOS using a comparator-based asynchronous binary search sub-ADC’. IEEE ISSCC, February 2008, pp. 242243.
    19. 19)
      • 19. Yuan, J., Svensson, C.: ‘New single-clock CMOS latches and flip-flops with improved speed and power savings’, IEEE JSSC, 1997, 32, (1), pp. 6269.
    20. 20)
      • 20. Tran, C.Q., Kawaguchi, H., Sakurai, T.: ‘Low-power high-speed level shifter design for block-level dynamic voltage scaling environment’. Proc. ICICDT, May 2005, pp. 229232.
    21. 21)
      • 21. Doernberg, J., Lee, H.S., Hodges, D.A.: ‘Full-speed testing of A/D converters’, IEEE JSSC, 1984, SC-19, (6), pp. 820827.
    22. 22)
      • 22. Craninckx, J., van der Plas, G.: ‘A 65fJ/conversion-step 0-50-MS/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital’. IEEE ISSCC Dig. of Tech. Papers, February 2007, pp. 246248.
    23. 23)
      • 23. Liu, C.C., et al: ‘A 1 V 11fJ/conversion-step 10bit 10Ms/s asynchronous SAR ADC in 0.18 µm CMOS’. IEEE Symp. on VLSI Circuits, June 2010, pp. 241242.
    24. 24)
      • 24. Liou, C.Y., Hsieh, C.C.: ‘A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90 nm CMOS’. IEEE ISSCC, February 2013, pp. 280282.
    25. 25)
      • 25. Harpe, P., Cantatore, E., Roermund, A.: ‘A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with data-driven noise reduction’. IEEE ISSCC, February 2013, pp. 270272.
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2014.0137
Loading

Related content

content/journals/10.1049/joe.2014.0137
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address