In this paper, the authors propose a novel static random access memory (SRAM) that employs the adiabatic logic principle. To reduce energy dissipation, the proposed adiabatic SRAM is driven by two trapezoidal-wave pulses. The cell structure of the proposed SRAM has two high-value resistors based on a p-type metal-oxide semiconductor transistor, a cross-coupled n-type metal-oxide semiconductor (NMOS) pair and an NMOS switch to reduce the short-circuit current. The inclusion of a transmission-gate controlled by a write word line signal allows the proposed circuit to operate as an adiabatic SRAM during data writing. Simulation results show that the energy dissipation of the proposed SRAM is lower than that of a conventional adiabatic SRAM.

References

1. 1)
  - 5. Moon, Y., Jeong, D.K.: ‘An efficient charge recovery logic circuit’, IEEE J. Solid-State Circuits, 1996, 31, (4), pp. 514–522 (doi: 10.1109/4.499727).
2. 2)
  - 21. Alioto, M., Palumbo, G.: ‘Power estimation in adiabatic circuits: a simple and accurate model’, IEEE Trans. VLSI Syst., 2001, 9, (5), pp. 608–615 (doi: 10.1109/92.953495).
3. 3)
  - 11. Takahashi, Y., Sekine, T., Yokoyama, M.: ‘VLSI implementation of a 4 × 4-bit multiplier in a two phase drive adiabatic dynamic CMOS logic’, IEICE Trans. Electron., 2007, E90-C, (10), pp. 2002–2006 (doi: 10.1093/ietele/e90-c.10.2002).
4. 4)
  - 29. Athas, W.C., Svensson, L.J., Koller, J.G., Tzartzanis, N., Chou, E.Y.C.: ‘Low power digital system based on adiabatic-switching principles’, IEEE Trans. VLSI Syst., 1994, 2, (4), pp. 398–406 (doi: 10.1109/92.335009).
5. 5)
  - 8. Ye, Y., Roy, K.: ‘QSERL: quasi-static energy recovery logic’, IEEE J. Solid-State Circuits, 2001, 36, (2), pp. 239–248 (doi: 10.1109/4.902764).
6. 6)
  - 18. Karakiewicz, R., Genov, R.R., Cauwenberghs, G.: ‘480-GMACS/mW resonant adiabatic mixed-signal processor array for charge-based pattern recognition’, IEEE J. Solid-State Circuits, 2007, 42, (11), pp. 2573–2584 (doi: 10.1109/JSSC.2007.907224).
7. 7)
  - 30. Choi, B.D., Kim, K.E., Chung, K.S., Kim, D.K.: ‘Symmetric adiabatic logic circuits against differential power analysis’, ETRI J., 2010, 32, (1), pp. 166–168 (doi: 10.4218/etrij.10.0209.0247).
8. 8)
  - 9. Fischer, J., Amirante, E., Stoffi, A.B., Landsiedel, D.S.: ‘Improving the positive feedback adiabatic logic familiy’, Adv. Radio Sci., 2004, 2, pp. 221–225 (doi: 10.5194/ars-2-221-2004).
9. 9)
  - 4. Dickinson, A.G., Dencker, J.S.: ‘Adiabatic dynamic logic’, IEEE J. Solid-State Circuits, 1994, 30, (3), pp. 311–315 (doi: 10.1109/4.364447).
10. 10)
  - 7. Maksimović, D., Oklobdžija, V.G., Nikolić, B., Current, K.W.: ‘Clocked CMOS adiabatic logic with integrated single-phase power-clock supply’, IEEE Trans. VLSI Syst., 1997, 8, (4), pp. 460–463 (doi: 10.1109/92.863629).
11. 11)
  - 19. Nakata, S., Kusumoto, T., Miyama, M., Matsuda, Y.: ‘Adiabatic SRAM with a large margin of VT variation by controlling the cell-power-line and word-line voltage’. Proc. IEEE Int. Symp. Circuits and Systems, Taipei, Taiwan, May 2009, pp. 393–396.
12. 12)
  - 13. Upadhyay, S., Mishra, R.A., Nagaria, R.K., Singh, S.P.: ‘DFAL: diode-free adiabatic logic circuits’, ISRN Electronics, 2013, Article ID 673601, pp. 12, doi: 10.1155/2013/673601.
13. 13)
  - 16. Kim, J., Ziesler, C.H., Papaefthymiou, M.C.: ‘Energy recovering static memory’. Proc. ISLPED 2002, Monterey, CA, August 2002, pp. 92–97.
14. 14)
  - Y. Moon , D.K. Jeong . An efficient charge recovery logic circuit. IEEE J. Solid-State Circuits , 4 , 514 - 522
15. 15)
  - W.C. Athas , L.J. Svensson , J.G. Koller , N. Tzartzanis , E.Y.-C. Chou . Low-power digital systems based on adiabatic-switching principles. IEEE Trans. Very Large Scale Integr. Syst. , 4 , 398 - 407
16. 16)
  - 3. Younis, S.G., Knight, T.G.: ‘Asymptotically zero energy split-level charge recovery logic’. Proc. IWLPD ’94, pp. 177–182.
17. 17)
  - 14. Hu, J., Liu, B.: ‘Designs of 2P-2P2N energy recovery logic circuits’, J. Appl. Sci., Eng. Technol., 2013, 5, (21), pp. 4977–4982.
18. 18)
  - 10. Takahashi, Y., Fukuta, Y., Sekine, T., Yokoyama, M.: ‘2PADCL: two phase drive adiabatic dynamic CMOS logic’. Proc. IEEE Asia-pacific Congress Circuits and Systems, Singapore, December 2006, pp. 1486–1489.
19. 19)
  - 17. Zhang, S., Hu, J., Zhou, D.: ‘A low-power adiabatic content-addressable memory’. Proc. IEEE Midwest Symp. Circuits and Systems, Montreal, Canada, August 2007, pp. 1548–3746.
20. 20)
  - 9. Fischer, J., Amirante, E., Stoffi, A.B., Landsiedel, D.S.: ‘Improving the positive feedback adiabatic logic familiy’, Adv. Radio Sci., 2004, 2, pp. 221–225 (doi: 10.5194/ars-2-221-2004).
21. 21)
  - 6. Kim, S., Papaefthymiou, M.C.: ‘True single-phase energy-recovering logic for low-power, high-speed VLSI’. Proc. IEEE Int. Symp. Low-Power Electronics and Design, Monterey, CA, August 1998, pp. 167–172.
22. 22)
  - A.G. Dickinson , J.S. Denker . Adiabatic dynamic logic. IEEE J. Solid-State Circuits , 311 - 314
23. 23)
  - 18. Karakiewicz, R., Genov, R.R., Cauwenberghs, G.: ‘480-GMACS/mW resonant adiabatic mixed-signal processor array for charge-based pattern recognition’, IEEE J. Solid-State Circuits, 2007, 42, (11), pp. 2573–2584 (doi: 10.1109/JSSC.2007.907224).
24. 24)
  - 20. Chen, J., Vasudevan, D., Popovici, E., Schellekenst, M., Gillen, P.: ‘Design and analysis of a novel 8T SRAM cell for adiabatic and non-adiabatic operations’. Proc. IEEE Int. Conf. Electronic Circuits and Systems, Athens, Greek, December 2010, pp. 434–437.
25. 25)
  - 11. Takahashi, Y., Sekine, T., Yokoyama, M.: ‘VLSI implementation of a 4 × 4-bit multiplier in a two phase drive adiabatic dynamic CMOS logic’, IEICE Trans. Electron., 2007, E90-C, (10), pp. 2002–2006 (doi: 10.1093/ietele/e90-c.10.2002).
26. 26)
  - D. Maksimovic , V.G. Oklobdzija , B. Nikolic , K.W. Current . Clocked CMOS adiabatic logic with integrated single-phase power-clock supply. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , 460 - 463
27. 27)
  - 1. Svensson, L.J., Koller, J.G.: ‘Adiabatic charging without inductors’. Proc. IEEE Int. Workshop Low Power Design (IWLPD), Napa Valley, CA, April 1994, pp. 159–164.
28. 28)
  - 12. Choi, B.D., Kim, K.E., Chung, K.S., Kim, D.K.: ‘Symmetric adiabatic logic circuits against differential power analysis’, ETRI J., 2010, 32, (1), pp. 166–168 (doi: 10.4218/etrij.10.0209.0247).
29. 29)
  - 15. Somasekhar, D., Yibin, Y., Roy, K.: ‘An energy recovery static RAM memory core’. Proc. IEEE Symp. Low Power Electronics, San Jose, CA, October 1995, pp. 62–63.
30. 30)
  - Y. Ye , K. Roy . QSERL: quasi-static energy recovery logic. IEEE J. Solid-State Circuits , 2 , 239 - 248
31. 31)
  - 21. Alioto, M., Palumbo, G.: ‘Power estimation in adiabatic circuits: a simple and accurate model’, IEEE Trans. VLSI Syst., 2001, 9, (5), pp. 608–615 (doi: 10.1109/92.953495).

Low-power adiabatic 9T static random access memory

References

Related content