http://iet.metastore.ingenta.com
1887

access icon openaccess Low-power adiabatic 9T static random access memory

Loading full text...

Full text loading...

/deliver/fulltext/joe/2014/6/JOE.2014.0009.html;jsessionid=3kwd7tla0ffuq.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fjoe.2014.0009&mimeType=html&fmt=ahah

References

    1. 1)
      • 1. Svensson, L.J., Koller, J.G.: ‘Adiabatic charging without inductors’. Proc. IEEE Int. Workshop Low Power Design (IWLPD), Napa Valley, CA, April 1994, pp. 159164.
    2. 2)
    3. 3)
      • 3. Younis, S.G., Knight, T.G.: ‘Asymptotically zero energy split-level charge recovery logic’. Proc. IWLPD ’94, pp. 177182.
    4. 4)
    5. 5)
    6. 6)
      • 6. Kim, S., Papaefthymiou, M.C.: ‘True single-phase energy-recovering logic for low-power, high-speed VLSI’. Proc. IEEE Int. Symp. Low-Power Electronics and Design, Monterey, CA, August 1998, pp. 167172.
    7. 7)
    8. 8)
    9. 9)
    10. 10)
      • 10. Takahashi, Y., Fukuta, Y., Sekine, T., Yokoyama, M.: ‘2PADCL: two phase drive adiabatic dynamic CMOS logic’. Proc. IEEE Asia-pacific Congress Circuits and Systems, Singapore, December 2006, pp. 14861489.
    11. 11)
    12. 12)
    13. 13)
      • 13. Upadhyay, S., Mishra, R.A., Nagaria, R.K., Singh, S.P.: ‘DFAL: diode-free adiabatic logic circuits’, ISRN Electronics, 2013, Article ID 673601, pp. 12, doi: 10.1155/2013/673601.
    14. 14)
      • 14. Hu, J., Liu, B.: ‘Designs of 2P-2P2N energy recovery logic circuits’, J. Appl. Sci., Eng. Technol., 2013, 5, (21), pp. 49774982.
    15. 15)
      • 15. Somasekhar, D., Yibin, Y., Roy, K.: ‘An energy recovery static RAM memory core’. Proc. IEEE Symp. Low Power Electronics, San Jose, CA, October 1995, pp. 6263.
    16. 16)
      • 16. Kim, J., Ziesler, C.H., Papaefthymiou, M.C.: ‘Energy recovering static memory’. Proc. ISLPED 2002, Monterey, CA, August 2002, pp. 9297.
    17. 17)
      • 17. Zhang, S., Hu, J., Zhou, D.: ‘A low-power adiabatic content-addressable memory’. Proc. IEEE Midwest Symp. Circuits and Systems, Montreal, Canada, August 2007, pp. 15483746.
    18. 18)
    19. 19)
      • 19. Nakata, S., Kusumoto, T., Miyama, M., Matsuda, Y.: ‘Adiabatic SRAM with a large margin of VT variation by controlling the cell-power-line and word-line voltage’. Proc. IEEE Int. Symp. Circuits and Systems, Taipei, Taiwan, May 2009, pp. 393396.
    20. 20)
      • 20. Chen, J., Vasudevan, D., Popovici, E., Schellekenst, M., Gillen, P.: ‘Design and analysis of a novel 8T SRAM cell for adiabatic and non-adiabatic operations’. Proc. IEEE Int. Conf. Electronic Circuits and Systems, Athens, Greek, December 2010, pp. 434437.
    21. 21)
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2014.0009
Loading

Related content

content/journals/10.1049/joe.2014.0009
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address