http://iet.metastore.ingenta.com
1887

access icon openaccess Improved dual sided doped memristor: modelling and applications

Loading full text...

Full text loading...

/deliver/fulltext/joe/2014/5/JOE.2013.0265.html;jsessionid=3i56un7wuu9ps.x-iet-live-01?itemId=%2fcontent%2fjournals%2f10.1049%2fjoe.2013.0265&mimeType=html&fmt=ahah

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
      • 4. Pershin, Y.V., Di Ventra, M.: ‘Experimental demonstration of associative memory with memristive neural networks’. arXiv preprint arXiv:0905.2935, 2009.
    5. 5)
      • 5. Mouttet, B.: ‘Programmable crossbar signal processor’, 2007, U.S. Patent (7 302 513).
    6. 6)
      • 6. Mouttet, B.: ‘Operational amplifier with resistance switch crossbar feedback’, 2008, U.S. Patent (0307151).
    7. 7)
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
      • 12. Biolek, Z., Biolek, D., Biolkova, V.: ‘SPICE model of memristor with nonlinear dopant drift’, Radioengineering, 2009, 18, pp. 210214.
    13. 13)
      • 13. Shrivastava, A., Singh, J.: ‘Dual-sided doped memristor and its spice modeling for improved electrical properties’. Fifteenth IEEE Int. Symp. Quality Electronics Design, ISQED 2014, 3–5 March 2014, pp. 317322.
    14. 14)
      • 14. Shrivastava, A., Singh, J.: ‘Dual sided doped memristor and it's mathematical modelling’. Twentieth IEEE Int. Conf. Electronics, Circuits and Systems, 2013.
    15. 15)
      • 15. Prodromakis, T., Michelakisy, K., Toumazou, C.: ‘Fabrication and electrical characteristics of memristors with tio2/tio2 + x active layers’. Proc. 2010 IEEE Int. Symp. Circuits and Systems (ISCAS), 2010, pp. 15201522.
    16. 16)
    17. 17)
    18. 18)
    19. 19)
      • 19. Abdalla, H., Pickett, M.: ‘Spice modeling of memristors’. 2011 IEEE Int. Symp. Circuits and Systems (ISCAS), 2011, pp. 18321835.
    20. 20)
      • 20. Kvatinsky, S., Kolodny, A., Weiser, U., Friedman, E.: ‘Memristor-based imply logic design procedure’. 2011 IEEE 29th Int. Conf.Computer Design (ICCD), 2011, pp. 142147.
    21. 21)
      • 21. Kvatinsky, S., Wald, N., Satat, G., Kolodny, A., Weiser, U., Friedman, E.: ‘MRL memristor ratioed logic’. Thirteenth Int. Workshop on Cellular Nanoscale Networks and their Applications (CNNA), 2012, pp. 16.
    22. 22)
      • 22. Raja, T., Mourad, S.: ‘Digital logic implementation in memristor-based crossbars – a tutorial’. Fifth IEEE Int. Symp. Electronic Design, Test and Application, 2010. DELTA ‘10, 2010, pp. 303309.
http://iet.metastore.ingenta.com/content/journals/10.1049/joe.2013.0265
Loading

Related content

content/journals/10.1049/joe.2013.0265
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address