http://iet.metastore.ingenta.com
1887

Functional testing of LSI/VLSI chips—A survey

Functional testing of LSI/VLSI chips—A survey

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Journal of the Institution of Electronic and Radio Engineers — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Many approaches have been suggested in recent years for functional testing of LSI/VLSI chips. Most of these techniques are reviewed in this paper and the advantages and disadvantages of each technique are discussed. Finally, some suggestions for future work in functional testing are made.

References

    1. 1)
      • P.K. Lala . Current problems in VLSI testing and testability. The Radio and Electronic Engineer , 10 , 415 - 423
    2. 2)
      • Abraham, J.A.: `Functional level test generation for complex digital systems', Proc. IEEE Test Conference, October 1981, Philadelphia, p. 461–462.
    3. 3)
      • Annaratone, M.A., Sami, M.G.: `An approach to functional testing of microprocessors', Proc. 12th Symp. on Fault Tolerant Computing, June 1982, Santa Monica , p. 158–164.
    4. 4)
      • Robach, C., Saucier, G.: `Microprocessor functional testing', Proc. IEEE Test Conference, 1980, p. 433–443.
    5. 5)
      • S.M. Thatte , J.A. Abraham . Test generation for microprocessors. IEEE Trans. on Computers , 6 , 429 - 441
    6. 6)
      • Parthasarathy, R.: `A testable design of general purpose microprocessors', Proc. 12th Symp. on Fault Tolerant Computing, June 1982, Santa Monica CA, p. 117–124.
    7. 7)
      • J.A. Abraham , K.P. Parker . (1981) , Practical microprocessor testing: Open and closed loop approaches.
    8. 8)
      • Y.H. Levendal , P.R. Menon . Test generation algorithms for computer description languages. IEEE Trans. on Computers , 7 , 577 - 588
    9. 9)
      • J.P. Roth . (1980) , Computer Logic Testing and Verification.
    10. 10)
      • Lin, T., Su, S.Y.H.: `Functional test generation of LSI/VLSI using machine symbolic execution technique', Proc. Intnl Test Conference, 1984, p. 660–668.
    11. 11)
      • Su, S.Y.H., Hsieh, Y.I.: `Testing functional faults in digital systems described by register transfer language', Proc. Intnl Test Conference, October 1981, Philadelphia, PA, p. 447–457.
    12. 12)
      • Lin, M.-G., Rose, K.: `Applying test theory to VLSI testing', Proc. IEEE Test Conference, November 1982, Philadelphia, PA, p. 580–586.
    13. 13)
      • S. Akers . Binary decision diagrams. IEEE Trans. on Computers , 6 , 509 - 516
    14. 14)
      • Akers, S.B.: `Functional testing with binary decision diagrams', Proc. 8th Intnl Conference on Fault Tolerant Computing, June 1978, Toulouse, France, p. 75–82.
    15. 15)
      • Willing, A.: `Test generation using binary decision diagrams', Proc. IEEE Test Conference, 1981, p. 336–346.
    16. 16)
      • Su, S.Y.H., Lin, T.: `Functional testing technique for digital LSI/VLSI systems', Proc. 21st Design Automation Conference, June 1984, p. 517–528.
http://iet.metastore.ingenta.com/content/journals/10.1049/jiere.1987.0093
Loading

Related content

content/journals/10.1049/jiere.1987.0093
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address