The shift to 90 nm CMOS process technology in the semiconductor-making business has highlighted problems that need solving by going back to the drawing board. This article discusses limitations to the continuous scaling trend, such us gate oxide thickness causing an increase in leakage currents. It also outlines some innovative strategies that may help to overcome the inherent limitations.