Area efficient FIR filters for high speed FPGA implementation

Area efficient FIR filters for high speed FPGA implementation

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IEE Proceedings - Vision, Image and Signal Processing — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new algorithm that synthesises multiplier blocks with low hardware requirement suitable for implementation as part of full-parallel finite impulse response (FIR) filters is presented. Although the techniques in use are applicable to implementation on application-specific integrated circuit (ASIC) and Structured ASIC technologies, analysis is performed using field programmable gate array (FPGA) hardware. Fully pipelined, full-parallel transposed-form FIR filters with multiplier block were generated using the new and previous algorithms, implemented on an FPGA target and the results compared. Previous research in this field has concentrated on minimising multiplier block adder cost but the results presented here demonstrate that this optimisation goal does not minimise FPGA hardware. Minimising multiplier block logic depth and pipeline registers is shown to have the greatest influence in reducing FPGA area cost. In addition to providing lower area solutions than existing algorithms, comparisons with equivalent filters generated using the distributed arithmetic technique demonstrate further area advantages of the new algorithm.


    1. 1)
      • Macpherson, K., Stirling, I., Rice, G., Garcia-Alis, D., Stewart, R.: `Arithmetic implementation techniques and methodologies for 3G uplink reception in Xilinx FPGAs', Third Int. Conf. on 3G Mobile Communication Technologies, 2002, May 2002, p. 191–195, IEE Conf. Publ. no. 489.
    2. 2)
      • Xilinx Inc.,
    3. 3)
      • D.R. Bull , D.H. Horrocks . Primitive operator digital filters. IEE Proc. G, Circuits Devices Syst. , 3 , 401 - 412
    4. 4)
    5. 5)
      • U. Meyer-Baese . (2004) Digital signal processing with field programmable gate arrays.
    6. 6)
      • O. Gustafsson , L. Wanhammar . ILP modelling of the common subexpression sharing problem. 9th Int. Conf. on Electronics, Circuits and Systems , 1171 - 1174
    7. 7)
    8. 8)
      • Demirsoy, S.S., Dempster, A.G., Kale, I.: `Design guidelines for reconfigurable multiplier blocks', IEEE Int. Symp. on Circuits and Systems, 26–28 May 2003, p. IV293–IV296.
    9. 9)
      • Demirsoy, S.S., Beck, R., Dempster, A.G., Kale, I.: `Reconfigurable implementation of recursive DCT kernels for reduced quantization noise', IEEE Int. Symp. on Circuits and Systems, 26–28 May 2003, p. IV289–IV292.
    10. 10)
      • A.G. Dempster , S.S. Demirsoy , I. Kale . Designing multiplier blocks with low logic depth. IEEE Int. Symp. on Circuits and Systems , V - 773
    11. 11)
    12. 12)
      • O. Gustafsson , A.G. Dempster , L. Wanhammar . Extended results for minimum-adder constant integer multipliers. IEEE Int. Symp. on Circuits and Systems , I - 73
    13. 13)
      • M.J. Wirthlin , B. McMurtrey . Efficient constant coefficient multiplication using advanced FPGA architectures. Proc. 11th Int. Workshop on Field-Programmable Logic and Applications , 555 - 564
    14. 14)
      • Xilinx Inc.: ‘Distributed arithmetic FIR filter v8.0’,
    15. 15)
      • Synplicity Inc.,

Related content

This is a required field
Please enter a valid email address