http://iet.metastore.ingenta.com
1887

Field programmable gate array based parallel matrix multiplier for 3D affine transformations

Field programmable gate array based parallel matrix multiplier for 3D affine transformations

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Vision, Image and Signal Processing — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, computer aided design or visualisation applications. This article investigates the suitability of field programmable gate array devices as an accelerator for implementing 3D affine transformations. Proposed solution based on processing large matrix multiplication have been implemented, for large 3D models, on the RC1000 Celoxica board based development platform using Handel-C. Outstanding results have been obtained for the acceleration of 3D transformations using fixed and floating-point arithmetic.

References

    1. 1)
      • Styles, H., Luk, W.: `Customising graphics applications: techniques and programming interface', Proc. IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), April 2000, Napa, CA.
    2. 2)
      • Celocixa Ltd., `Handel-C language reference manual', 2003, Manual: www.celoxica.com.
    3. 3)
      • Holten-Lund, H.: `Embedded 3D graphics core for FPGA-based system-on-chip application', The FPGAword Conference, September 2005, Stockholm, Sweden.
    4. 4)
      • Ye, A.G., Lewis, D.M.: `Procedural texture mapping on FPGAs', ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays, February 1999, Monterey, CA, p. 112–120.
    5. 5)
      • Amira, A.: `A custom coprocessor for matrix algorithm', 2001, PhD, Queen's University of Belfast, UK.
    6. 6)
      • Bensaali, F., Amira, A., Uzun, I.S., Ahmedsaid, A.: `An FPGA implementation of 3D affine transformations', 10thIEEE Int. Conf. on Electronics, Circuits and Systems (ICECS'03), December 2003, Sharjah, UAE.
    7. 7)
      • Bensaali, F., Amira, A., Uzun, I.S., Ahmedsaid, A.: `Efficient implementation of large parallel matrix product for DOTs', Int. Conf. on Computer, Communication and Control Technologies (CCCT'03), July 2003, FL, USA.
    8. 8)
      • Application note, Xilinx CoreGen and Handel-C, AN 58 (v1.0), 2001.
    9. 9)
      • URL: www.celoxica.com.
    10. 10)
      • (2001) RC1000 reconfigurable hardware development platform.
    11. 11)
      • URL: www.xilinx.com.
    12. 12)
      • A. Watt . (2000) 3D computer graphics.
    13. 13)
      • R.S. Ferguson . (2001) Practical algorithms for 3D computer graphics.
    14. 14)
      • `IEEE Standard for binary floating-point arithmetic', ANSI/IEEE Std 754-1985, 1985, NY, USA.
    15. 15)
      • URL: www.opengl.org.
    16. 16)
      • (2004) Virtex-II platform FPGAs: complete data sheet.
    17. 17)
      • (2004) Virtex-II pro and Virtex-II pro X platform FPGAs: complete data sheet.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-vis_20045076
Loading

Related content

content/journals/10.1049/ip-vis_20045076
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address