http://iet.metastore.ingenta.com
1887

Re-scalable V-BLAST MIMO system for FPGA

Re-scalable V-BLAST MIMO system for FPGA

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Vision, Image and Signal Processing — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The development of a re-scalable hardware implementation of a V-BLAST (Vertical Bell Labs Space–Time) multiple input multiple output system for future wireless communications systems is described. Re-scalability will support rapid prototyping of such systems. A floating-point model of the re-scalable system is constructed to guide the development of a fixed-point model, and subsequently a re-scalable hardware implementation. The system uses the Gauss–Jordan elimination method to perform channel matrix inversion and altering the division-by-zero threshold in this matrix inversion process is shown to have a significant effect on bit error rate performance results. The re-scalable hardware implementation is described in a hardware description language in the form of an intellectual property block and several V-BLAST systems are synthesised onto field programmable gate arrays.

References

    1. 1)
      • ‘Multiple-Input Multiple Output in UTRA’, 3rd Generation Partnership Project (3GPP), February 2004, 3GPP TR 25.876 v1.3.0.
    2. 2)
      • T. Matsumoto , J. Ylitalo , M. Juntti . Overview and recent challenges of MIMO systems. IEEE Veh. Technol. Soc. News , 2 , 4 - 9
    3. 3)
      • P. van Rooyen , M. Civiello . Space–time processing increases network capacity. Wirel. Eur. Mag. , 23 - 24
    4. 4)
      • METRA Project, European Commission IST Programme, http://www.ist-metra.org.
    5. 5)
    6. 6)
      • T. Zahariadis . Trends in the path to 4G. Commun. Eng. , 12 - 15
    7. 7)
      • Mostafa, R., Robert, M., Reed, J.H.: `Reduced complexity MIMO processing for W-LAN (IEEE 802.11b) applications', IEEE Radio and Wireless Conf. (RAWCON), 2003, p. 171–174.
    8. 8)
      • G.J. Foschini . Layered space–time architecture for wireless communication in a fading environment when using multi-element antennas. Bell Labs Tech. J. , 41 - 59
    9. 9)
    10. 10)
    11. 11)
      • Guo, Z., Nilsson, P.: `A VLSI implementation of MIMO detection for future wireless communications', IEEE Personal, Indoor and Mobile Radio Communications (PIMRC) Symp., 2003, 3, p. 2852–2856.
    12. 12)
      • Hassibi, B.: `A fast square-root implementation for BLAST', Conf. Record of Thirty-Fourth Asilomar Conf. on Signals, Systems and Computers, 2000, 2, p. 1255–1259.
    13. 13)
      • Ruan, J., Coulton, P., Khirallah, C.: `Fixed-point implementation of VBLAST HSDPA services', IEEE Personal, Indoor and Mobile Radio Communications (PIMRC) Symp., 2003, 3, p. 2068–2072.
    14. 14)
    15. 15)
      • McKeown, M.A., Cruickshank, D.G.M., Lindsay, I.A.B., Thompson, J.S., Farson, S.A., Hu, Y.: `Re-configurable fixed point implementation of V-BLAST MIMO system', IEE DSP Enabled Radio Colloquium, 2003.
    16. 16)
      • Wai, W.K., Tsui, C.-Y., Cheng, R.S.: `A low complexity architecture of the V-BLAST system', IEEE Wireless Communications and Networking Conf. (WCNC), 2000, 1, p. 310–314.
    17. 17)
      • E. Kreysig . (1993) Advanced engineering mathematics.
    18. 18)
      • ‘Virtex-II platform FPGAs: introduction and overview’, DS031-1 (v2.0), Xilinx, 1st August 2003, http://www.xilinx.com.
    19. 19)
      • Model Technology ModelSim PE 5.7g, http://www.model.com.
    20. 20)
      • Synopsys Synplify Pro 7.5, http://www.synplicity.com.
    21. 21)
      • Xilinx ISE 6.1.03i, http://www.xilinx.com.
    22. 22)
      • Chronologic VCS v7.1, http://www.synopsys.com.
    23. 23)
      • S. Sutherland . (2002) Verilog 2001.
    24. 24)
      • Wenzler, A., Lüder, E.: `New structures for complex multipliers and their noise analysis', IEEE International Symposium on Circuits and Systems (ISCAS), 1995, 2, p. 1432–1435.
    25. 25)
      • R.E. Blahut . (1985) Fast algorithms for digital signal processing.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-vis_20045063
Loading

Related content

content/journals/10.1049/ip-vis_20045063
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address