Spice modelling of PCRAM devices
Spice modelling of PCRAM devices
- Author(s): R.A. Cobley and C.D. Wright
- DOI: 10.1049/ip-smt:20030889
For access to this article, please select a purchase option:
Buy article PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Thank you
Your recommendation has been sent to your librarian.
- Author(s): R.A. Cobley 1 and C.D. Wright 1
-
-
View affiliations
-
Affiliations:
1: School of Engineering and Computer Science, University of Exeter, Exeter, UK
-
Affiliations:
1: School of Engineering and Computer Science, University of Exeter, Exeter, UK
- Source:
Volume 150, Issue 5,
September 2003,
p.
237 – 239
DOI: 10.1049/ip-smt:20030889 , Print ISSN 1350-2344, Online ISSN 1359-7094
Approaches to producing SPICE models for phase-change RAM devices are discussed. Alternative models based around the lumped parameter approach, which vary in complexity, are compared. Consequently the PSpice models for the PCRAM are presented and evaluated for the steady state mode of the device operation.
Inspec keywords: integrated memory circuits; random-access storage; SPICE; integrated circuit modelling
Other keywords:
Subjects: Semiconductor storage; Semiconductor integrated circuit design, layout, modelling and testing; Computer-aided circuit analysis and design; Memory circuits; Digital circuit design, modelling and testing; Electronic engineering computing
References
-
-
1)
- T.L. Floyd . (1999) Electronics Fundamentals: Circuits Devices, and Applications.
-
2)
- Ovshinsky, S.: `An History of the Phase Change Technology', Research Report ECD Ovonics, .
-
3)
- B. Das , W.C. Black . A Generalized HSPICE Macro-Model for Pinned Spin-Dependent-Tunnelling Devices. IEEE Trans Magn. , 5 , 2889 - 2891
-
4)
- P.W. Tuinega . (1988) Spice: A Guide to Circuit Simulation & Analysis Using Pspice.
-
5)
- B. Das , W.C. Black , A.V. Pohm . Universal HSPICE Macromodel for Giant Magnetoresistance Memory Bits. IEEE Trans Magn. , 4 , 2062 - 2072
-
6)
- Ovshinsky, S.: ‘Technical Presentation: Ovonic Unified Memory’, Ovonyx Inc., www.ovonyx.com/technology.pdf, Dec 1999.
-
7)
- S. Bae , S. Zurn , W.F. Egelhoff , P.J. Chen , L. Sheppard , E.J. Torok , J.H. Judy . Fabrication and Thermal-Chemical Stability of Magnetoresistive Random-Access Memory Cells Using α-Fe2O3 Bottom Spin Valves. IEEE Trans Magn. , 6 , 3960 - 3968
-
8)
- M.H. Rashid . (1993) Power Electronics Circuits Devices and Applications.
-
9)
- Lai, S., Lowry, T.L.: `OUM – A 180 nm Nonvolatile Memory Cell Element Technology For Stand Alone and Embedded Applications', Proc. International electron devices meeting (IEDM), 2–5 December 2001, Washington, DC, p. 36.5. 1–4.
-
1)