© The Institution of Electrical Engineers
A new dynamic random access memory cell, which incorporates three diodes in a composite structure, is proposed and investigated. In the 3-diode memory cell, one diode serves as a storage capacitor and the others serve as switches. The cell requires only three interconnect lines and can be fabricated with standard bipolar technology. The write, read, and standby operations of the cell are analysed and simulated.
References
-
-
1)
-
V.L. Rideout
.
One-device cells for dynamic random access memories.
IEEE Trans.
,
61 -
62
-
2)
-
Sander, W.B., Early, J.M.: `A 4 K*1 bipolar dynamic random access memory', Proceedings of ISSCC, 1976, p. 182.
-
3)
-
J. Mar
.
A two-terminal transistor memory cell using breakdown.
IEEE J. Solid-State Circuits
-
4)
-
Nakano, T., Yabu, T., Noguchi, E., Shirai, K., Miyasaka, K.: `A sub-100 ns 256 Kbit DRAM', Proceedings of ISSCC, 1983, p. 224.
-
5)
-
G. Luecke ,
J.P. Mize ,
W.N. Carr
.
(1973)
, Semiconductor memory design and application.
-
6)
-
C.Y. Wu
.
A new dynamic random access memory cell using a bipolar MOS composite structure.
IEEE Trans.
-
7)
-
A. Vladimirescu ,
K. Zhang ,
A. Newton ,
D. Pederson ,
A. Sangiovanni-Vincentelli
.
(1981)
, SPICE version 2G and guide.
-
8)
-
S. Waaben ,
H.A. Waggener
.
100-ns electronically variable semiconductor memory using two diodes per memory cell.
IEEE J. Solid-State Circuits
-
9)
-
H.H. Henn
.
Bipolar dynamic memory cell.
IEEE J. Solid-State Circuits
-
10)
-
R.F. Penoyor ,
B. El-Kareh ,
R.J. Houghton ,
P.K. Lane ,
T.A. Selfridge
.
An 18 K bipolar dynamic random access memory.
IEEE J. Solid-State Circuits
,
861 -
864
-
11)
-
B.R. Chawla ,
H.K. Gummel
.
Transition region capacitance of diffused pn junctions.
IEEE Trans.
-
12)
-
M.I. Elmasry
.
(1983)
, Digital bipolar integrated circuits.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-i-1.1986.0014
Related content
content/journals/10.1049/ip-i-1.1986.0014
pub_keyword,iet_inspecKeyword,pub_concept
6
6