© The Institution of Electrical Engineers
A novel high-speed sense amplifier for use with nonvolatile single-transistor memory cells is described. Using a current-sensing scheme and novel circuit techniques, the amplifier achieves sensing speeds equal to or better than those achievable by memory arrays using two transistors per cell. Other circuit techniques were used to improve the circuit-noise immunity as well as sensitivity to critical mask misalignments including the use of output latches, dummy bit lines and decoded odd/even reference-memory-cell selection. The circuit was implemented on a 32 k EPROM memory chip using 1.5 µmN-well CMOS process.
References
-
-
1)
-
Pathak, J., Douglas, S., Vider, D.-A., Mulder, T., Arreola, J., Mehta, S.: `A 20 ns CMOS programmable logic device for asynchronous applications', Proceedings of IEEE Custom Integrated Circuit Conference, 1988, p. 15.1.1–15.1.4.
-
2)
-
F. Masuoka ,
S. Aruzumi ,
T. Iwase ,
M. Ono ,
N. Endo
.
An 80 ns 1 Mbit mask ROM with a new memory cell.
IEEE J.
,
5 ,
651 -
657
-
3)
-
C. Kuo ,
J.R. Yeargain ,
W.J. Downey
.
Am 80 ns 32k EEPROM using the FETMOS cell.
IEEE J.
,
5 ,
821 -
827
-
4)
-
N. Ohtsuka
.
A 4-Mbit CMOS EEPROM.
IEEE J.
,
5 ,
669 -
675
-
5)
-
R.D. Jolly ,
R. Tesch ,
K.J. Campbell ,
D.L. Tennant ,
J.F. Olund ,
R.B. Lefferts ,
B.T. Cremen ,
P.A. Andrews
.
A 35-ns 64k EEPROM.
IEEE J.
,
5 ,
971 -
978
-
6)
-
D. Cioaca ,
T. Lin ,
A. Chan ,
L. Chen ,
A. Mihnea
.
A million-cycle CMOS 256k EEPROM.
IEEE J.
,
5 ,
684 -
692
-
7)
-
A. Amin
.
Design, selection and implementation of flash erase EEPROM memory cells.
IEE Proc., G
,
2 ,
370 -
376
-
8)
-
J. Pathak ,
H. Kurkowski ,
R. Pugh ,
R. Shrivastava ,
F.B. Jenne
.
A 19-ns 250-mW CMOS erasable programmable logic device.
IEEE J.
,
5 ,
775 -
784
-
9)
-
Atsumi, S., Kuriyama, M., Imamiya, K.-I., Iyama, Y., Matsukawa, N., Arakai, H., Narita, K., Tanaka, S.: `A 16-ns 1Mb CMOS EPROM', Proceedings of Intl Solid State Circuit Conference, 1990, p. 58–59.
-
10)
-
Yoshida, M., Akaoqi, T., Higuchi, M., Shirai, K., Tanaka, I.: `An 80 ns address-data multiplex 1 Mb CMOS EPROM', ISSCC Dig. Tech. Papers, February 1987, p. 70–71.
-
11)
-
K. Imamiya
.
A 68-ns 4-Mbit CMOS EEPROM with high-noise-immunity design.
IEEE J.
,
1 ,
72 -
78
-
12)
-
Amin, A., Emoto, B.: `High speed differential sense amplifier for use with single transistor memory cells', 89121444.7, , European Patent.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-g-2.1993.0018
Related content
content/journals/10.1049/ip-g-2.1993.0018
pub_keyword,iet_inspecKeyword,pub_concept
6
6